भारतीय प्रौद्योगिकी संस्थान गांधीनगर पालज, गांधीनगर, गुजरात 382 055 INDIAN INSTITUTE OF TECHNOLOGY GANDHINAGAR PALAJ, GANDHINAGAR, GUJARAT 382 055

Name: Bhavik Patel Roll no.: 22110047 Name: Jinil Patel Roll no.: 22110184



Digital Systems LAB 6

Question -1

Design a 4-bit combined BCD/Binary Up/Down counter using the behavioral style of coding.

Implement it on FPGA and show the counter outputs. (The counter can be assumed to

switch between the mode's invalid states. For instance, the counter will not switch to BCD if

the count is non-BCD).

Counter

```
timescale 1ns / 1ps
module counter(clk,m,reset ,Mode, Q[3:0]);
input clk, Mode, m, reset;
output reg [3:0]Q;
wire slow_clk;
Clock_divider inst1(clk, slow_clk);
always @(posedge slow_clk, reset)
    if(reset) begin
1//
          if (Mode)
11
     end
    if (m==0) begin
        if (Mode==0) begin
            if (reset)
                Q=0;
            else if(Q==15) begin
                Q=0;
                end
            else
                 Q=Q+1;
        end
        else begin
            if (reset)
                Q=15;
            else if (Q==0)
                 Q=15;
            else
                Q=Q-1;
        end
       end
```

```
else begin
       if (Mode==0) begin
             if (reset)
                 Q=0;
             else if(Q==9) begin
                 Q=0;
                 end
             else
                 Q=Q+1;
        end
        else begin
             if (reset)
                 Q=9;
             else if (Q==0)
                 Q=9;
             else
                 Q=Q-1;
        end
        end
endmodule
```

Clock Divider

```
module Clock_divider(
input main_clk,
output slow_clk
    );


reg [31:0] counter;

always @(posedge main_clk)
begin
    counter <= counter + 1;
end
assign slow_clk = counter[27];
endmodule</pre>
```

Test Bench

```
`timescale 1ns / 1ps
module test bench();
reg clk, m, Mode, reset, slow_clk;
wire [3:0]Q;
counter uut(clk, m, reset , Mode, Q, slow_clk);
initial
begin
clk = 1;
    forever #5 clk = ~clk;
end
initial
begin
    reset=1;
    m=0; Mode=0;
    #5;
    reset=0;
    #55;
     m=1;
    Mode=1;
    #100;
$finish();
end
endmodule
```

Schematic



Simulation



Constraints File

```
1
    set property IOSTANDARD LVCMOS33 [get ports {Q[3]}]
 2
    set property IOSTANDARD LVCMOS33 [get ports {Q[2]}]
 3
    set property IOSTANDARD LVCMOS33 [get ports {Q[1]}]
 4
    set property IOSTANDARD LVCMOS33 [get ports {Q[0]}]
 5
    set property IOSTANDARD LVCMOS33 [get ports clk]
    set property IOSTANDARD LVCMOS33 [get ports m]
 7
    set property IOSTANDARD LVCMOS33 [get ports Mode]
    set property IOSTANDARD LVCMOS33 [get ports reset]
 8
 9
    set property PACKAGE PIN U16 [get ports {Q[0]}]
    set property PACKAGE PIN E19 [get ports {Q[1]}]
10
11
    set property PACKAGE PIN U19 [get ports {Q[2]}]
12
    set property PACKAGE_PIN V19 [get ports {Q[3]}]
    set property PACKAGE_PIN W5 [get ports clk]
13
14
    set property PACKAGE PIN R2 [get ports m]
15
    set property PACKAGE PIN T1 [get ports Mode]
    set property PACKAGE PIN U1 [get ports reset]
16
17
```











Utilization Design Information

Table of Contents

- 1. Slice Logic
- 1.1 Summary of Registers by Type
 - 2. Slice Logic Distribution
 - 3. Memory
 - 4. DSP
 - 5. IO and GT Specific
 - 6. Clocking
 - 7. Specific Feature
 - 8. Primitives
 - 9. Black Boxes
 - 10. Instantiated Netlists
 - 1. Slice Logic

Timing Summary Report

| Timer Settings |-----

Enable Multi Corner Analysis : Yes

Enable Pessimism Removal : Yes
Pessimism Removal Resolution : Nearest Common Node
Enable Input Delay Default Clock : No Enable Preset / Clear Arcs : No : No : No Disable Flight Delays Ignore I/O Paths

Timing Early Launch at Borrowing Latches : No Borrow Time for Max Delay Exceptions : Yes Merge Timing Exceptions : Yes

Corner Analyze Analyze Name Max Paths Min Paths

Slow Yes Yes Fast Yes Yes

Power Report TODAY

Table of Contents

- 1. Summary
- 1.1 On-Chip Components
- 1.2 Power Supply Summary
- 1.3 Confidence Level
 - 2. Settings
- 2.1 Environment
- 2.2 Clock Constraints
 - 3. Detailed Reports
- 3.1 By Hierarchy
 - 1. Summary

```
+-----+
| Total On-Chip Power (W) | 9.187
Design Power Budget (W) Unspecified*
| Power Budget Margin (W) | NA
Dynamic (W)
                9.059
                0.128
Device Static (W)
Effective TJA (C/W)
                5.0
Max Ambient (C)
                39.1
| Junction Temperature (C) | 70.9
Confidence Level
                Low
Setting File
| Simulation Activity File | ---
| Design Nets Matched | NA
+----+
```

Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>