Roll no.: 22110047

Name: Bhavik Patel



INDIAN INSTITUTE OF TECHNOLOGY GANDHINAGAR PALAJ, GANDHINAGAR, GUJARAT 382 055

Digital Systems LAB 4

Question 1) Design a 4-bit Asynchronous counter with reset using structural code. You need to design a Toggle FF module using procedural statement (always @).

T-Flip Flop

```
`timescale 1ns / 1ps
   module Toggle FF(
   input wire clk,
   input wire T,
   input wire rst,
   output reg out
   );
O always @(posedge clk or posedge rst)
   begin
   if (rst)
       out<=1'b0;
   else
       if(T)
0
           out <= ~ out;
       else
0
           out = out;
   end
   endmodule
```

4bit-Counter

```
`timescale 1ns / 1ps
 1
 2
 3
 5
         module Counter4bit(
         input wire clk,
 7
         input wire rst,
         input wire T,
8
9
         output reg [3:0] count
10
11
         wire [3:0] toggle;
12
         Toggle_FF ff0(.clk(clk),.T(1) ,.rst(rst), .out(toggle[0]));
13
         Toggle_FF ff1(.clk(~toggle[0]), .T(1),.rst(rst), .out(toggle[1]));
14
         Toggle_FF ff2(.clk(~toggle[1]), .T(1),.rst(rst), .out(toggle[2]));
15
16
         Toggle_FF ff3(.clk(~toggle[2]), .T(1),.rst(rst), .out(toggle[3]));
17
     O always @ (*)
18
19
         begin
             count = toggle;
20
         end
21
         endmodule
22
23
```

Test Bench

```
1
         timescale 1ns / 1ps
 2
 3
 4
         module Counter4bit_tb;
 5
         reg clk, rst;
 6
 7
         wire [3:0] count;
 8
         Counter4bit uut(
 9
10
             .clk(clk),
11
12
              .rst(rst),
13
14
              .count (count)
15
         );
16
         initial begin
17
              clk=0;
18
19
              forever #5 clk=~clk;
20
         end
21
         initial begin
22
     0
             rst=1;
23
24
      0
25
             #10 rst=0;
     0
             rst=0;
26
             #200
27
      ○→$finish();
28
29
         end
30
         endmodule
31
```

Simulation

