INDIAN INSTITUTE OF TECHNOLOGY GANDHINAGAR

PALAJ, GANDHINAGAR, GUJARAT 382 055

Name: Bhavik Patel Roll no.: 22110047 Name: Jinil Patel Roll no.: 22110184



Digital Systems LAB Assignment-4

Question: Write a code for 8-bit x 8-bit (a) Array multiplier (b) Binary multiplier, and compare them. When an M-bit number is multiplied with N-bit number, the product has M+N bits.

Array Multiplier

```
timescale 1ns / 1ps
   module ArrayMult(a,b,y);
       parameter n=8, m=8;
       input [n-1:0]a;
       input [m-1:0]b;
       output reg [n+m-1:0] y;
       reg [n+m-1:0] product [m-1:0];
       integer i,j;
       always @(*) begin
0
           for (i = 0; i < m; i = i + 1) begin
0
               product[i]=0;
0
               for(j = 0; j < n; j = j + 1) begin
0
                    if(a[j]==1 && b[i]==1)
0
                        product[i][i+j]=1;
                    else
0
                       product[i][i+j]=0;
           end
0
0
            for(i = 0; i < m; i = i + 1) begin
               y= y+ product[i];
           end
       end
   endmodule
```

Binary Multiplier

```
`timescale 1ns / 1ps
   module BinaryMult(a,b,y);
       parameter n=8,m=8;
      input [n-1:0]a;
      input [m-1:0]b;
       output reg [n+m-1:0] y;
       reg [n+m-1:0] product;
       integer i;
       // size of a is n bits and size of b is m bits
       always @(*) begin
          product = 0;
           for (i = m-1; i >= 0; i = i - 1) begin
               if (b[i]==1) begin
                  product = product + a; end
0
               if(i>0) begin
0
                   product = product << 1; end
           end
           y = product;
```

Test Bench


```
module test_bench();
reg [7:0]a,b;
wire [15:0]y;

BinaryMult uut(a,b,y);


initial begin
    a=33;b=27;
    #10;
    a=0; b=20;#10
    a=11; b=199;#10
    a=101; b=19;#10

$finish();
end;
endmodule
```

Simulation




I/O Planning




```
C:/Users/patel/Lab_Ass 4/Lab_Ass 4.srcs/constrs_1/new/Constrain.xdc
    Q
   set property IOSTANDARD LVCMOS33 [get ports {a[3]}]
1
   set property IOSTANDARD LVCMOS33 [get ports {a[2]}]
 2
 3
   set property IOSTANDARD LVCMOS33 [get ports {a[1]}]
 4
   set property IOSTANDARD LVCMOS33 [get ports {a[0]}]
 5
   set property IOSTANDARD LVCMOS33 [get ports {b[3]}]
   set property IOSTANDARD LVCMOS33 [get ports {b[2]}]
 6
   set property IOSTANDARD LVCMOS33 [get ports {b[1]}]
 7
    set property IOSTANDARD LVCMOS33 [get ports {y[8]}]
 9
    set property IOSTANDARD LVCMOS33 [get ports {y[7]}]
   set property IOSTANDARD LVCMOS33 [get ports {y[6]}]
10
   set property IOSTANDARD LVCMOS33 [get ports {y[5]}]
11
12
   set property IOSTANDARD LVCMOS33 [get ports {y[4]}]
13
   set property IOSTANDARD LVCMOS33 [get ports {y[3]}]
    set property IOSTANDARD LVCMOS33 [get ports {y[2]}]
14
   set property IOSTANDARD LVCMOS33 [get ports {y[1]}]
15
   set property IOSTANDARD LVCMOS33 [get ports {y[0]}]
16
17
   set property PACKAGE PIN R2 [get ports {a[3]}]
18
   set property PACKAGE PIN T1 [get ports {a[2]}]
    set property PACKAGE PIN U1 [get ports {a[1]}]
19
20
   set property PACKAGE PIN W2 [get ports {a[0]}]
   set property PACKAGE PIN W17 [get ports {b[3]}]
21
   set property PACKAGE PIN W16 [get ports {b[2]}]
22
23
    set property PACKAGE PIN V16 [get ports {b[1]}]
24
    set property PACKAGE PIN V17 [get ports {b[0]}]
25
   set property PACKAGE PIN U3 [get ports {y[7]}]
26
   set property PACKAGE PIN W3 [get ports {y[6]}]
27
   set property PACKAGE PIN V3 [get ports {y[5]}]
28
   set property PACKAGE PIN V13 [get ports {y[4]}]
   set property PACKAGE_PIN V14 [get ports {y[3]}]
29
30 set property PACKAGE PIN U14 [get ports {y[2]}]
```

Schematics Binary Multipiler



Array Multiplier



FPGMA Implementation


a[3]=R2 a[2]=T1 a[1]=U1 a[0]=R2 b[3]=W17 b[2]=W16 b[1]=V17 b[0]=V16 Output y are middle 8 LED's with MSB at left and LSB at right



a=0111=7 b=1001=9 y=00111111=63



a=0011=3 b=1101=13 y=00100111=39



a=0101 = 5 b=1111 = 15 y=01001011=75