

MIPS Pipelined Datapath



Pipeline registers

- Need registers between stages
 - ■To hold information produced in previous cycle




CSULB

Pipeline Operation

- Cycle-by-cycle flow of instructions through the pipelined datapath
 - "Single-clock-cycle" pipeline diagram
 - Shows pipeline usage in a single cycle
 - Highlight resources used
 - ■c.f."multi-clock-cycle" diagram
 - Graph of operation over time
- •We'll look at "single-clock-cycle" diagrams for load & store


CSULB


IF for Load, Store, ...



CSULB

ID for Load, Store, ...






CSULB


CSULB

MEM for Load




CSULB

WB for Load




CSULB

Corrected Datapath for Load




CSULB

EX for Store




CSULB

MEM for Store



CSULB


WB for Store



CSULB

Multi-Cycle Pipeline Diagram


•Form showing resource usage



CSULB


Single-Cycle Pipeline Diagram

State of pipeline in a given cycle



CSULB


Pipelined Control (Simplified)



CSULB

Pipelined Control

- Control signals derived from instruction
 - As in single-cycle implementation



CSULB

Pipelined Control

