

For the MIPS single cycle datapath, complete the following control table with entries 0, 1, or X for don't care.

	add	and	lw	SW	beq	add i
RegDst	1	1	0	X	X	0
Branch	0	0	0	0	1	0
MemRead	0	0	1	0	0	0
MemtoRe	0	0	1	X	X	0
g						
ALUOp	add	and	add	add	sub	add
MemWrit	0	0	0	1	0	0
е						
ALUSrc	0	0	1	1	0	1
RegWrit	1	1	1	0	0	1
е						