#### Arrays vs. Pointers

- Array indexing involves
  - Multiplying index by element size
  - Adding to array base address
- Pointers correspond directly to memory addresses
  - Can avoid indexing complexity

CSULB

## **Example: Clearing and Array**


```
clear1(int array[], int size) {
                                              clear2(int *array, int size) {
  int i:
                                                 int *p;
                                                 for (p = &array[0]; p < &array[size];</pre>
  for (i = 0; i < size; i += 1)
    array[i] = 0;
                                                      p = p + 1)
                                                   p = 0;
                                              }
       move $t0,$zero
                        # i = 0
                                                      move $t0,$a0
                                                                      \# p = \& array[0]
loop1: sll $t1,$t0,2
                        # $t1 = i * 4
                                                      sll $t1,$a1,2
                                                                      # $t1 = size * 4
       add t2,a0,t1 # t2 =
                                                      add t2,a0,t1 # t2 =
                            &array[i]
                                                                          &array[size]
       sw zero, 0(t2) # array[i] = 0
                                               loop2: sw zero,0(t0) # Memory[p] = 0
       addi $t0,$t0,1
                        \# i = i + 1
                                                      addi t0,t0,4 \# p = p + 4
       s1t $t3,$t0,$a1 # $t3 =
                                                      s1t $t3,$t0,$t2 # $t3 =
                            (i < size)
                                                                      #(p<&array[size])</pre>
       bne $t3,$zero,loop1 # if (...)
                                                      bne $t3,$zero,loop2 # if (...)
                            # goto loop1
                                                                          # goto loop2
```

## Comparison of Array vs. Ptr


- •Multiply "strength reduced" to shift
- Array version requires shift to be inside loop
  - ■Part of index calculation for incremented i
  - c.f. incrementing pointer
- Compiler can achieve same effect as manual use of pointers
  - Induction variable elimination
  - Better to make program clearer and safer

CSULB

# Effect of Compiler Optimization



# Effect of Language and Algorithm



CSULB


#### **ARM & MIPS Similarities**





	ARM	MIPS
Date announced	1985	1985
Instruction size	32 bits	32 bits
Address space	32-bit flat	32-bit flat
Data alignment	Aligned	Aligned
Data addressing modes	9	3
Registers	15	31
Input/output	Memory	Memory
	mapped	mapped






### **Instruction Encoding**

- Each instruction can be conditional
  - •Top 4 bits of instruction word: condition value
  - Can avoid branches over single instructions





CSULB

#### The Intel x86 ISA

- Evolution with backward compatibility
  - 8080 (1974): 8-bit microprocessor
    - Accumulator, plus 3 index-register pairs
  - 8086 (1978): 16-bit extension to 8080
    - Complex instruction set (CISC)
  - 8087 (1980): floating-point coprocessor
    - Adds FP instructions and register stack
  - 80286 (1982): 24-bit addresses, MMU
    - Segmented memory mapping and protection
  - 80386 (1985): 32-bit extension (now IA-32)
    - Additional addressing modes and operations
    - Paged memory mapping as well as segments



#### The Intel x86 ISA

- •Further evolution…
  - i486 (1989): pipelined, on-chip caches and FPU
    - Compatible competitors: AMD, Cyrix, ...
  - Pentium (1993): superscalar, 64-bit datapath
  - Later versions added MMX (Multi-Media eXtension) instructions
  - The infamous FDIV bug
  - Pentium Pro (1995), Pentium II (1997)
    - New microarchitecture (see Colwell, The Pentium Chronicles)
  - Pentium III (1999)
    - Added SSE (Streaming SIMD Extensions) and associated registers
  - Pentium 4 (2001)
    - New microarchitecture
    - Added SSE2 instructions




#### The Intel x86 ISA

- And further...
  - AMD64 (2003): extended architecture to 64 bits
  - EM64T Extended Memory 64 Technology (2004)
    - AMD64 adopted by Intel (with refinements)
    - Added SSE3 instructions
  - Intel Core (2006)
    - Added SSE4 instructions, virtual machine support
  - AMD64 (announced 2007): SSE5 instructions
    - Intel declined to follow, instead...
  - Advanced Vector Extension (announced 2008)
    - Longer SSE registers, more instructions
- •If Intel didn't extend with compatibility, its competitors would!
  - Technical elegance ≠ market success



## Basic x86 Registers



SULB

## x86 Instruction (CISC)

#### ■Two operands per instruction


Source/dest operand	Second source operand	
Register	Register	
Register	Immediate	
Register	Memory	
Memory	Register	
Memory	Immediate	

\$ to = \$to+ \$t1

- Memory addressing modes
  - Address in register

  - Address =  $R_{base}$  + displacement Address =  $R_{base}$  +  $2^{scale}$  ×  $R_{index}$  (scale = 0, 1, 2, or 3) Address =  $R_{base}$  +  $2^{scale}$  ×  $R_{index}$  + displacement

### x86 Instruction Encoding



- Variable length encoding
  - Postfix bytes specify addressing mode
  - Prefix bytes modify operation
    - Operand length, repetition, locking, ...



### **Implementing IA-32**

- Complex instruction set makes implementation difficult
  - Hardware translates instructions to simpler microoperations
    - ■Simple instructions: I—I
    - ■Complex instructions: I—many
  - Microengine similar to RISC
  - Market share makes this economically viable
- Comparable performance to RISC
  - Compilers avoid complex instructions



#### **Fallacies**

- ■Powerful instruction → higher performance
  - Fewer instructions required
  - But complex instructions are hard to implement
    - May slow down all instructions, including simple ones
  - Compilers are good at making fast code from simple instructions
- Use assembly code for high performance
  - But modern compilers are better at dealing with modern processors
  - ■More lines of code → more errors and less productivity



#### **Fallacies**

- ■Backward compatibility → instruction set doesn't change
  - •Old instructions never die
  - New instructions are added



#### **Pitfalls**

- Sequential words are not at sequential addresses
  - ■Increment by 4, not by !!
- Keeping a pointer to an automatic variable after procedure returns
  - e.g., passing pointer back via an argument
  - Pointer becomes invalid when stack popped

CSULB

### **Concluding Remarks**

- ■Stored program concept means "everything is bits" data, instructions, etc all stored in and fetched from memory.
- Design principles
  - I. Simplicity favors regularity
  - 2. Smaller is faster
  - 3. Make the common case fast
  - 4. Good design demands good compromises
- Layers of software/hardware
  - •Compiler, assembler, hardware
- MIPS: typical of RISC (Reduced instruction set computer) ISAs