


## Data Hazards in ALU Instructions

- Consider this sequence:
  - sub \$2, \$1, \$3
  - and \$12, \$2, \$5
  - or \$13, \$6, \$2
  - add \$14, \$2, \$2
  - sw \$15, 100(\$2)
- We can resolve hazards with forwarding
  - How do we detect when to forward?

CSULB


## Dependencies & Forwarding



CSULB

## Detecting the Need to Forward

- Pass register numbers along pipeline
  - e.g., ID/EX.RegisterRs = register number for Rs sitting in ID/EX pipeline register
- ALU operand register numbers in EX stage are given by
  - ID/EX.RegisterRs, ID/EX.RegisterRt
- Data hazards when
  - 1a. EX/MEM.RegisterRd = ID/EX.RegisterRs
  - 1b. EX/MEM.RegisterRd = ID/EX.RegisterRt
  - 2a. MEM/WB.RegisterRd = ID/EX.RegisterRs
  - 2b. MEM/WB.RegisterRd = ID/EX.RegisterRt



CSULB

## Detecting the Need to Forward

- But only if forwarding instruction will write to a register!
  - EX/MEM.RegVWrite, MEM/WB.RegVWrite
- And only if Rd for that instruction is not \$zero
  - EX/MEM.RegisterRd  $\neq$  0,  
MEM/WB.RegisterRd  $\neq$  0

CSULB

# Forwarding Conditions

## EX hazard

- if (EX/MEM.RegWrite and (EX/MEM.RegisterRd  $\neq$  0) and (EX/MEM.RegisterRd = ID/EX.RegisterRs))

ForwardA = 10

- if (EX/MEM.RegWrite and (EX/MEM.RegisterRd  $\neq$  0) and (EX/MEM.RegisterRd = ID/EX.RegisterRt))

ForwardB = 10


## MEM hazard

- if (MEM/WB.RegWrite and (MEM/WB.RegisterRd  $\neq$  0) and (MEM/WB.RegisterRd = ID/EX.RegisterRs))

ForwardA = 01

- if (MEM/WB.RegWrite and (MEM/WB.RegisterRd  $\neq$  0) and (MEM/WB.RegisterRd = ID/EX.RegisterRt))

ForwardB = 01



Mux control	Source	Explanation
ForwardA = 00	ID/EX	The first ALU operand comes from the register file.
ForwardA = 10	EX/MEM	The first ALU operand is forwarded from the prior ALU result.
ForwardA = 01	MEM/WB	The first ALU operand is forwarded from data memory or an earlier ALU result.
ForwardB = 00	ID/EX	The second ALU operand comes from the register file.
ForwardB = 10	EX/MEM	The second ALU operand is forwarded from the prior ALU result.
ForwardB = 01	MEM/WB	The second ALU operand is forwarded from data memory or an earlier ALU result.

CSULB

# Double Data Hazard

## Consider the sequence:

add \$1, \$1, \$2

add \$1, \$1, \$3

add \$1, \$1, \$4

## Both hazards occur

- Want to use the most recent

## Revise MEM hazard condition

- Only fwd if EX hazard condition isn't true

CSULB

## Revised Forwarding Condition

```
add $1,$1,$2
add $1,$1,$3
add $1,$1,$4
```


### MEM hazard

- if (MEM/WB.RegWrite and (MEM/WB.RegisterRd  $\neq$  0)  
and **not** (EX/MEM.RegWrite and (EX/MEM.RegisterRd  $\neq$  0)  
and (EX/MEM.RegisterRd = ID/EX.RegisterRs) )  
and (MEM/WB.RegisterRd = ID/EX.RegisterRs))

ForwardA = 01

- if (MEM/WB.RegWrite and (MEM/WB.RegisterRd  $\neq$  0)  
and **not** (EX/MEM.RegWrite and (EX/MEM.RegisterRd  $\neq$  0)  
and (EX/MEM.RegisterRd = ID/EX.RegisterRt) )  
and (MEM/WB.RegisterRd = ID/EX.RegisterRt))


ForwardB = 01



Mux control	Source	Explanation
ForwardA = 00	ID/EX	The first ALU operand comes from the register file.
ForwardA = 10	EX/MEM	The first ALU operand is forwarded from the prior ALU result.
ForwardA = 01	MEM/WB	The first ALU operand is forwarded from data memory or an earlier ALU result.
ForwardB = 00	ID/EX	The second ALU operand comes from the register file.
ForwardB = 10	EX/MEM	The second ALU operand is forwarded from the prior ALU result.
ForwardB = 01	MEM/WB	The second ALU operand is forwarded from data memory or an earlier ALU result.


CSULB

## Datapath with Forwarding



CSULB


# Load-Use Data Hazard



CSULB

## Load-Use Hazard Detection

- Check when using instruction is decoded in ID stage
- ALU operand register numbers in ID stage are given by
  - IF/ID.RegisterRs, IF/ID.RegisterRt
- Load-use hazard when
  - ID/EX.MemRead and (
    - (ID/EX.RegisterRt = IF/ID.RegisterRs)
    - or (ID/EX.RegisterRt = IF/ID.RegisterRt)
- If detected, stall and insert bubble




CSULB

## How to Stall the Pipeline

- Force control values in ID/EX register to 0
  - EX, MEM and WB do nop (no-operation)
- Prevent update of PC and IF/ID register
  - Using instruction is decoded again
  - Following instruction is fetched again
- 1-cycle stall allows MEM to read data for 1w
  - Can subsequently forward to EX stage


CSULB

## Stall/Bubble in the Pipeline



CSULB

## Datapath with Hazard Detection



CSULB


## Stalls and Performance

- Stalls reduce performance
  - But are required to get correct results
- Compiler can arrange code to avoid hazards and stalls
  - Requires knowledge of the pipeline structure

CSULB

# Branch Hazards

- If branch outcome determined in MEM



CSULB

## Reducing Branch Delay

- Move hardware to determine outcome to ID stage
  - Target address adder
  - Register comparator
- Example: branch taken
 


```

36: sub    $10, $4, $8
40: beq    $1, $3, 7
44: and    $12, $2, $5
48: or     $13, $2, $6
52: add    $14, $4, $2
56: slt    $15, $6, $7
...
72: lw     $4, 50($7)
      
```

CSULB




## Example: Branch Taken



CSULB


## Example: Branch Taken



CSULB

## Data Hazards for Branches


- If a comparison register is a destination of 2<sup>nd</sup> or 3<sup>rd</sup> preceding ALU instruction
  - Can resolve using forwarding



CSULB

## Data Hazards for Branches

- If a comparison register is a destination of preceding ALU instruction or 2<sup>nd</sup> preceding load instruction
  - Need 1 stall cycle



CSULB

## Data Hazards for Branches

- If a comparison register is a destination of immediately preceding load instruction
  - Need 2 stall cycles

