



For the MIPS single cycle datapath, complete the following control table with entries 0, 1, or X for don't care.

	add	and	lw	sw	beq	add i
RegDst	1	1	0	X	X	0
Branch	0	0	0	0	1	0
MemRead	0	0	1	0	0	0
MemtoReg	0	0	1	X	X	0
ALUOp	add	and	add	add	sub	add
MemWrite	0	0	0	1	0	0
ALUSrc	0	0	1	1	0	1
RegWrite	1	1	1	0	0	1