



Arithmetic for Computers

COMPUTER ORGANIZATION AND ARCHITECTURE

Arithmetic for Computers


- Operations on integers
 - Addition and subtraction
 - Multiplication and division
 - Dealing with overflow
- Floating-point real numbers
 - Representation and operations

Integer Addition

- Overflow if result out of range
 - Adding +ve and -ve operands, overflow? *No*
 - Adding two +ve operands
 - Overflow if result sign is 1
 - Adding two -ve operands
 - Overflow if result sign is 0

*0111 ~ 1111
0111 ~ 1111 (+)
1 ~*

Example: 7 + 6



CSULB

Integer Subtraction

- Add negation of second operand
- Example: 7 - 6 = 7 ⊕ (-6)
 - +7: 0000 0000 ... 0000 0111
 - 6: 1111 1111 ... 1111 1010
 - ... 0101*
- Overflow if result out of range
 - Subtracting two +ve or two -ve operands, overflow? *No*
 - Subtracting +ve from -ve operand
 - Overflow if result sign is 0
 - Subtracting -ve from +ve operand
 - Overflow if result sign is 1

CSULB


Dealing with Overflow

- Some languages (e.g., C) ignore overflow
 - Use MIPS `addu`, `addui`, `subu` instructions
- Other languages (e.g., Ada, Fortran) require raising an exception
 - Use MIPS `add`, `addi`, `sub` instructions
 - On overflow, invoke exception handler
 - Save PC in exception program counter (EPC) register
 - Jump to predefined handler address
 - `mfc0` (move from coprocessor reg) instruction can retrieve EPC value, to return after corrective action

CSULB


Multiplication

- Start with long-multiplication approach



CSULB


Multiplication Hardware



CSULB

Optimized Multiplier

- Perform steps in parallel: add/shift




- One cycle per partial-product addition

CSULB

Faster Multiplier

- Uses multiple adders
- Cost/performance tradeoff




- Can be pipelined
 - Several multiplication performed in parallel

CSULB

MIPS Multiplication

- Two 32-bit registers for product
 - HI: most-significant 32 bits
 - LO: least-significant 32-bits
- Instructions
 - mult rs, rt / multu rs, rt
 - 64-bit product in HI/LO
 - mfhi rd / mflo rd
 - Move from HI/LO to rd
 - Can test HI value to see if product overflows 32 bits
 - mul rd, rs, rt
 - Least-significant 32 bits of product → rd



CSULB

Division

$$\begin{array}{r}
 \text{Quotient} \swarrow \\
 \begin{array}{r}
 1001 \\
 1000 \overline{) 1001010} \leftarrow \text{dividend} \\
 \underline{- 1000} \\
 1010 \\
 \underline{1000} \\
 10
 \end{array} \\
 \text{divisor} \nearrow
 \end{array}$$

- Check for 0 divisor

- Long division approach

- If divisor \leq dividend bits
 - 1 bit in quotient, subtract
- Otherwise
 - 0 bit in quotient, bring down next dividend bit

- Restoring division

- Do the subtract, and if remainder goes < 0 , add divisor back

- Signed division

- Divide using absolute values
- Adjust sign of quotient and remainder as required

← Remainder

// 9/26