


Exploiting Memory Hierarchy

COMPUTER ORGANIZATION AND ARCHITECTURE

Black Friday Deal



Memory hierarchy




CSULB

Memory Technology

- Static RAM (SRAM)
 - ■0.5ns 2.5ns, \$2000 \$5000 per GB
- Dynamic RAM (DRAM)
 - ■50ns 70ns, \$20 \$75 per GB
- Magnetic disk
 - ■5ms 20ms, \$0.20 \$2 per GB
- Ideal memory
 - Access time of SRAM
 - Capacity and cost/GB of disk

DRAM Technology


- Data stored as a charge in a capacitor
 - Single transistor used to access the charge
 - Must periodically be refreshed
 - •Read contents and write back
 - ■Performed on a DRAM "row"
- Bits in a DRAM are organized as a rectangular array
 - DRAM accesses an entire row



CSULB

DRAM Generations

Year	Capacity	\$/GB
1980	64Kbit	\$1500000
1983	256Kbit	\$500000
1985	1Mbit	\$200000
1989	4Mbit	\$50000
1992	16Mbit	\$15000
1996	64Mbit	\$10000
1998	128Mbit	\$4000
2000	256Mbit	\$1000
2004	512Mbit	\$250
2007	1Gbit	\$50



Flash Storage

- Nonvolatile semiconductor storage
 - 100× 1000× faster than disk
 - Smaller, lower power, more robust
 - But more \$/GB (between disk and DRAM)






CSULB

Flash Types

- •NOR flash: bit cell like a NOR gate
 - Random read/write access
 - Used for instruction memory in embedded systems
- ■NAND flash: bit cell like a NAND gate
 - Denser (bits/area), but block-at-a-time access
 - Cheaper per GB
 - Used for USB keys, media storage, ...
- •Flash bits wears out after 1000's of accesses
 - Not suitable for direct RAM or disk replacement
 - Wear leveling: remap data to less used blocks

Disk Sectors and Access

- Nonvolatile, rotating magnetic storage
- Each sector records
 - Sector ID
 - Data (512 bytes, 4096 bytes proposed)
 - Error correcting code (ECC)
 - Used to hide defects and recording errors
- Access to a sector involves
 - Queuing delay if other accesses are pending
 - Seek: move the heads
 - Rotational latency
 - Data transfer
 - Controller overhead



CSULB

Disk Access Example

- Given
 - ■512B sector, 15,000rpm, 4ms average seek time, 100MB/s transfer rate, 0.2ms controller overhead, idle disk
- Average read time
 - ■4ms seek time
 - $+ \frac{1}{2} / (15,000/60) = 2$ ms rotational latency
 - + 512 / 100MB/s = 0.005ms transfer time
 - + 0.2ms controller delay
 - = 6.2 ms


Principle of Locality

- Programs access a small proportion of their address space at any time
- Temporal locality
 - •Items accessed recently are likely to be accessed again soon
 - e.g., instructions in a loop, induction variables
- Spatial locality
 - Items near those accessed recently are likely to be accessed soon
 - E.g., sequential instruction access, array data

CSULB

Taking Advantage of Locality

- Exploit memory hierarchy
- •Store everything on <u>disk</u>
- •Copy recently accessed (and nearby) items from disk to smaller <u>DRAM</u> memory Fastest
 - Main memory








Memory Hierarchy Levels


- Block (aka line): unit of copying
 - May be multiple words
- •If accessed data is present in upper level
 - •Hit: access satisfied by upper level
 - Hit ratio: hits/accesses
- If accessed data is absent
 - •Miss: block copied from lower level
 - ■Time taken: miss penalty
 - Miss ratio: misses/accesses
 - = I hit ratio



Then accessed data supplied from upper level

CSULB


Memory Hierarchy



Size of the memory at each level

Cache Memory

- Cache memory
 - ■The level of the memory hierarchy closest to the CPU
- •Given accesses $X_1, ..., X_{n-1}, X_n$







a. Before the reference to X_n b. After the reference to X_n

- How do we know if the data is present?
- Where do we look?

CSULB

How is the hierarchy managed?

- ■Registers ⇔ memory
 - by compiler (or programmer)
- ■cache ⇔ main memory

Mem [OXFF C]


- by the cache controller hardware
- ■main memory ⇔ disks
 - by the operating system
 - by the programmer

fread

run, ere . /a. out

Direct Mapped Cache

- Location determined by address
- Direct mapped: only one choice
 - (Block address) modulo (#Blocks in cache)



- #Blocks is a power of 2. Why?
- Use low-order address bits
- $\infty | 1 \% 2 = 1$ 0 | 0 | % 2 = 1 10 | 0 % 2 = 10
 - 1111 % 2 = 111

SOLB

Tags and Valid Bits

- •How do we know which particular block is stored in a cache location?
 - Store block address as well as the data
 - Actually, only need the high-order bits
 - Called the tag
- •What if there is no data in a location?
 - Valid bit: I = present, 0 = not present
 - Initially 0

Index	V	Tag	Data
000	N		
001	N		
010	N		
011	N		
100	N		
101	N		
110	N		
111	N		

Cache Example

■8-blocks, direct mapped

Cache	Memory
-------	--------

Index	V	Tag	Data
000	Z	(0	Ment[0000]
001	Ν		10 010
010	X	110	Men [Hota]
011	χ	00	Memtooll
100	Z		
101	Z		
110	Υ <mark>γ</mark>	ט <i>ן</i>	Mem[10110]
111	N		

Memory Access

Wichioty Access						
Order	Word addr	Binary addr	Hit/miss			
1	22	0110)	M			
2	26	11010	M			
3	22	10(10	+1			
4	26	1 1010	H			
5	16	1 0000	M'			
6	3	0 00 (1	M			
7	16	(0000)	1			
8	18	10010	M			