

Lab 8: Register File





By: CS 382 CAs


Registers


Register Basics


- A register stores an individual sequence of bits for use during program runtime.
- Registers are made of many simple 1-bit latches stitched together, connected to common data lines, write signals, and clock domains.
- Logisim provides registers in the component list.
- Logisim allows the register properties to be modified from the properties section on the left.


▼  **Memory**


 **D Flip-Flop**


 **T Flip-Flop**


 **J-K Flip-Flop**


 **S-R Flip-Flop**


 **Register**

 **Counter**

 **Shift Register**

 **Random Generator**

 **RAM**


 **ROM**

Properties		State
Register "X3"		
FPGA supported:		Supported
Data Bits	16	
Trigger	Rising Edge	
Label	X3	
Label Location	↑ North	
Label Font	SansSerif Bold 16	
Show in Registers Tab	No	
Appearance	Logisim-Evolution	

Register Ports

Register Ports

- The ports for a register are as follows.
 - D: The data to be written to the register, must have an equal number of incoming bits as the register stores.
 - WE: A boolean 1-bit signal enabling the ability to write the data in D to the register.
 - Triangle: A clock signal to time the register writes, the register will write when the clock signal rises.
 - Q: The data read from the register, always active. Must also be of the same width as the register itself.
 - R: When active, resets the register value to 0 (extraneous).



Your Assignment

Your assignment

- Construct a register file in Logisim Evolution as per the lab spec.
- The register file must contain four registers, each of which can store a byte, as well as two read ports.




Figure 3.14: A little more detailed register file.

Simulation

- | Signal Value | 20.0 μ s | 40.0 μ s | 60.0 μ s | 80.0 μ s | 100.0 μ s | 120.0 μ s | 140.0 μ s | 160.0 μ s |
|-----------------|-------------------------------------------------------------|--------------|--------------|--------------|---------------|---------------|---------------|---------------|
| 0 | 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 | | | | | | | |
| 0 | 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 | | | | | | | |
| 0000 0000 10... | | | | | | | | |