## 2. Multi Clock Fan In

```
21 January 2025 10:35
```

### Verilog Code

```
`timescale 1ns / 1ps
module multi_clk_fanin(
input clk1,
  input clk2.
  input clk3,
 input in1,
  input in2,
  output reg out
  reg in1_d;
  always@(posedge clk1) begin
   in1_d <= in1;
  end
  reg in2 d,in d1:
  always@(posedge clk2) begin
   in2 d <= in2;
  end
  assign in_d = in1_d & in2_d;
  always@(posedge clk3) begin
   in_d1 <= in_d;
   out <= in_d1;
 end
endmodule
```

### XDC

set\_property ASYNC\_REG true [get\_cells in\_d1\_reg] set\_property ASYNC\_REG true [get\_cells out\_reg]

create\_clock -period 10.000 -name clk1 -waveform {0.000 5.000} [get\_ports clk1] create\_clock -period 20.000 -name clk2 -waveform {0.000 10.000} [get\_ports clk2] create\_clock -period 40.000 -name clk3 -waveform {0.000 20.000} [get\_ports clk3]


set\_input\_delay -clock [get\_clocks clk1] -min -add\_delay 2.000 [get\_ports in1] set\_input\_delay -clock [get\_clocks clk1] -max -add\_delay 4.000 [get\_ports in1]

set\_input\_delay -clock [get\_clocks clk1] -min -add\_delay 2.000 [get\_ports in2] set\_input\_delay -clock [get\_clocks clk1] -max -add\_delay 4.000 [get\_ports in2]


set\_output\_delay -clock [get\_clocks clk3] -min -add\_delay 0.600 [get\_ports out] set\_output\_delay -clock [get\_clocks clk3] -max -add\_delay 2.300 [get\_ports out]

set\_clock\_groups -asynchronous -group [get\_clocks clk1] -group [get\_clocks clk2] -group [get\_clocks clk3]

#### Schematic



### CDC



Here we can see that, there are two critical warning. So modification has to be done in the circuit.

## STA



## Solution to above problem

```
Verilog Code
```

```
`timescale 1ns / 1ps
module multi_clk_fanin(
  input clk2,
  input clk3,
  input reset,
  input in1,
  input in2.
  output reg out
  reg ff_out1,ff_out3,ff_out4;
  reg ff_out2,ff_out5,ff_out6;
  reg resetn1,resetn2;
  reg ff_out21,ff_out22;
  always@(posedge clk3) begin
    resetn1 <= reset;
    resetn2 <= resetn1;
  end
  always@(posedge clk1 or posedge reset) begin
    if(reset) begin
      ff_out1 <= 1'b0;
      ff_out3 <= 1'b0;
      ff_out4 <= 1'b0;
      ff_out5 <= 1'b0;
    end else begin
      ff out1 <= in1;
      ff_out3 <= ff_out2;
      ff out4 <= ff out3;
      ff_out5 <= ff_out4 & ff_out1;
    end
  always@(posedge clk2) begin
    ff_out6 <= ff_out5;
    out <= ff_out6;
  end
  always@(posedge clk3 or posedge resetn2) begin
    if(resetn2) begin
      ff out21 <= 1'b0;
      ff_out22 <= 1'b0;
      ff_out2 <= 1'b0;
    end else begin
      ff_out21 <= in2;
      ff_out22 <= ff_out21;
      ff_out2 <= ff_out22;
    end
  end
endmodule
```

## XDC File

```
set_property ASYNC_REG true [get_cells resetn1_reg]
set_property ASYNC_REG true [get_cells resetn2_reg]
set_property ASYNC_REG true [get_cells ff_out21_reg]
set_property ASYNC_REG true [get_cells ff_out22_reg]
set_property ASYNC_REG true [get_cells ff_out2_reg]
set_property ASYNC_REG true [get_cells ff_out3_reg]
set_property ASYNC_REG true [get_cells ff_out4_reg]
set_property ASYNC_REG true [get_cells ff_out5_reg]
set_property ASYNC_REG true [get_cells ff_out6_reg]
set_property ASYNC_REG true [get_cells ff_out6_reg]
set_property ASYNC_REG true [get_cells out_reg]

create_clock -period 10.000 -name clk1 -waveform {0.000 5.000} [get_ports clk1]
create_clock -period 30.000 -name clk2 -waveform {0.000 15.000} [get_ports clk2]
create_clock -period 30.000 -name clk3 -waveform {0.000 15.000} [get_ports clk3]
```

set\_input\_delay -clock [get\_clocks clk1] -min -add\_delay 2.000 [get\_ports in1]

set\_input\_delay -clock [get\_clocks clk1] -max -add\_delay 4.000 [get\_ports in1]


set\_input\_delay -clock [get\_clocks clk1] -min -add\_delay 2.000 [get\_ports in2] set\_input\_delay -clock [get\_clocks clk1] -max -add\_delay 4.000 [get\_ports in2]

set\_input\_delay -clock [get\_clocks clk1] -min -add\_delay 2.000 [get\_ports reset] set\_input\_delay -clock [get\_clocks clk1] -max -add\_delay 4.000 [get\_ports reset]


set\_output\_delay -clock [get\_clocks clk3] -min -add\_delay 0.600 [get\_ports out] set\_output\_delay -clock [get\_clocks clk3] -max -add\_delay 2.300 [get\_ports out]

set\_clock\_groups -asynchronous -group [get\_clocks clk1] -group [get\_clocks clk2] -group [get\_clocks clk3]

## Synth Result



## CDC Result



# Problem Solved