# 1. Combinational logic detected before a synchronizer

20 January 2025 18:10

# Verilog Code

`timescale 1ns / 1ps module Comb\_logic\_sync( input clk1, input clk2, input in1, input in2, input din, output reg out reg q1; always@(posedge clk1) begin q1 <= din; end wire a2: assign q2 = q1 && in1 && in2; reg q3; always@(posedge clk2) begin q3 <= q2; out<= q3; end endmodule

#### XDC File

set\_property ASYNC\_REG true [get\_cells q3\_reg] set\_property ASYNC\_REG true [get\_cells out\_reg]

 $\label{eq:create_clock-period 10.000-name clk1-waveform \{0.000 5.000\} [get\_ports clk1] \\ create\_clock-period 20.000-name clk2-waveform \{0.000 10.000\} [get\_ports clk2] \\ \end{cases}$ 

set\_input\_delay -clock [get\_clocks clk1] -min -add\_delay 2.000 [get\_ports din] set\_input\_delay -clock [get\_clocks clk1] -max -add\_delay 4.000 [get\_ports din]


set\_input\_delay -clock [get\_clocks clk1] -min -add\_delay 2.000 [get\_ports in1] set\_input\_delay -clock [get\_clocks clk1] -max -add\_delay 4.000 [get\_ports in1]

set\_input\_delay -clock [get\_clocks clk1] -min -add\_delay 2.000 [get\_ports in2] set\_input\_delay -clock [get\_clocks clk1] -max -add\_delay 4.000 [get\_ports in2]


set\_output\_delay -clock [get\_clocks clk1] -min -add\_delay 0.600 [get\_ports out] set\_output\_delay -clock [get\_clocks clk1] -max -add\_delay 2.300 [get\_ports out]

set\_clock\_groups -asynchronous -group [get\_clocks clk1] -group [get\_clocks clk2]

#### Schematic



## CDC Result




The problem in the above circuit is here is an Combinational block before the synchronizer. This is not


Allowed. To overcome it, we need to use a flipflop after the combinational logic.

## Verilog Code `timescale 1ns / 1ps module Comb\_logic\_sync( input clk1, input clk2, input in1, input in2, input din, output reg out reg q1,q4; wire q2; always@(posedge clk1) begin q1 <= din; q4 <= q1 && in1 && in2; end reg q3; always@(posedge clk2) begin q3 <= q4; out<= q3; end endmodule XDC set\_property ASYNC\_REG true [get\_cells q3\_reg] set\_property ASYNC\_REG true [get\_cells out\_reg] create\_clock -period 10.000 -name clk1 -waveform {0.000 5.000} [get\_ports clk1] create\_clock -period 20.000 -name clk2 -waveform {0.000 10.000} [get\_ports clk2] set\_input\_delay -clock [get\_clocks clk1] -min -add\_delay 2.000 [get\_ports din] set\_input\_delay -clock [get\_clocks clk1] -max -add\_delay 4.000 [get\_ports din] set input delay -clock [get clocks clk1] -min -add delay 2.000 [get ports in1] set\_input\_delay -clock [get\_clocks clk1] -max -add\_delay 4.000 [get\_ports in1] set\_input\_delay -clock [get\_clocks clk1] -min -add\_delay 2.000 [get\_ports in2] set\_input\_delay -clock [get\_clocks clk1] -max -add\_delay 4.000 [get\_ports in2] set\_output\_delay -clock [get\_clocks clk2] -min -add\_delay 0.600 [get\_ports out] set\_output\_delay -clock [get\_clocks clk2] -max -add\_delay 2.300 [get\_ports out] set\_clock\_groups -asynchronous -group [get\_clocks clk1] -group [get\_clocks clk2]

### Schematic



#### CDC



## STA

