


Lab 1




Inverter Schematic




Transient Simulation of schematic








DRC no errors



Lvs Report



QRC report



Layout Transient Simulation