


Lab 2




Nand Schematic




NOR Schematic




NAND Transient Analysis




NOR Transient Analysis




Nand Layout



NOR Layout



NAND DRC



NOR DRC

***** nand schematic ece4	23	<vs></vs>	na ****	nd ***	layout *****	ece4	423 *******	******	*****
Filter/Reduce statistics of	nly.	Net	work	ma	tching	was	OK.		
Pre-expand Statistics									
=======================================						Orio	ginal		
Cell/Device					schema	-	layout		
(nmos1v) MOS						2	2		
(pmos1v) MOS						2	2		
					1				
Total						4	4		
Reduce Statistics									
					Original			Reduced	
Cell/Device					schema	tic	layout	schematic	layout
(nmos1v) MOS						2	2	0	0
(pmos1v) MOS						2	2	0	0
(nmos1v:SerMos2#1) MosBlk						-	50 .7	1	1
(pmos1v:ParMos2#1) MosBlk						_	88 <u></u>	1	1
Total						Δ	Δ	2	2

NAND LVS

Schematic and Layout Match

Filter/Reduce statist	ics or	nly.	Net	work	ma	tching was	OK.		
Pre-expand Statistics	- 100 - 1								
	=					Orig	inal		
Cell/Device						schematic	layout		
(nmos1v) MOS						2	2		
(pmoslv) MOS						2	2		
Total						4	4		
Reduce Statistics									
						Orig	inal	Reduced	
cell/Device						schematic	layout	schematic	layou
nmos1v) MOS						2	2	0	
pmos1v) MOS						2	2	0	
nmos1v:ParMos2#1) Mo	sBlk						25	1	
pmos1v:SerMos2#1) Mo	sBlk					_	_	1	

NOR LVS