

//Console transcript (Braden Miller & Scott Pearson)

```
vsim -gui work.sisc_tb
# vsim -gui work.sisc_tb
# Start time: 15:24:26 on Mar 02,2025
# Loading work.sisc_tb
# Loading work.sisc
# Loading work.alu
# Loading work.rf
# Loading work.statreg
# Loading work.mux32
# Loading work.ctrl
run -all
# IR=00000000 | R1=00000000 | R2=00000000 | R3=00000000 | R4=00000000 | R5=00000000 |
ALU_OP=0000 | WB_SEL=0 | RF_WE=0 | Write_Data=xxxxxxx
# IR=00000000 | R1=00000000 | R2=00000000 | R3=00000000 | R4=00000000 | R5=00000000 |
ALU_OP=0000 | WB_SEL=0 | RF_WE=0 | Write_Data=00000000
# IR=21100001 | R1=00000000 | R2=00000000 | R3=00000000 | R4=00000000 | R5=00000000 |
ALU_OP=0000 | WB_SEL=0 | RF_WE=0 | Write_Data=00000000
# IR=21100001 | R1=00000000 | R2=00000000 | R3=00000000 | R4=00000000 | R5=00000000 |
ALU_OP=0011 | WB_SEL=0 | RF_WE=0 | Write_Data=00000000
# IR=21100001 | R1=00000000 | R2=00000000 | R3=00000000 | R4=00000000 | R5=00000000 |
ALU_OP=0010 | WB_SEL=0 | RF_WE=0 | Write_Data=00000001
# IR=21100001 | R1=00000000 | R2=00000000 | R3=00000000 | R4=00000000 | R5=00000000 |
ALU_OP=0000 | WB_SEL=0 | RF_WE=1 | Write_Data=00000001
# IR=21100001 | R1=00000001 | R2=00000000 | R3=00000000 | R4=00000000 | R5=00000000 |
ALU_OP=0000 | WB_SEL=0 | RF_WE=0 | Write_Data=00000000
# IR=11211000 | R1=00000001 | R2=00000000 | R3=00000000 | R4=00000000 | R5=00000000 |
ALU_OP=0000 | WB_SEL=0 | RF_WE=0 | Write_Data=00000000
# IR=11211000 | R1=00000001 | R2=00000000 | R3=00000000 | R4=00000000 | R5=00000000 |
ALU_OP=0001 | WB_SEL=0 | RF_WE=0 | Write_Data=00000002
# IR=11211000 | R1=00000001 | R2=00000000 | R3=00000000 | R4=00000000 | R5=00000000 |
ALU_OP=0000 | WB_SEL=0 | RF_WE=0 | Write_Data=00000002
# IR=11211000 | R1=00000001 | R2=00000000 | R3=00000000 | R4=00000000 | R5=00000000 |
ALU_OP=0000 | WB_SEL=0 | RF_WE=1 | Write_Data=00000002
# IR=11211000 | R1=00000001 | R2=00000002 | R3=00000000 | R4=00000000 | R5=00000000 |
ALU_OP=0000 | WB_SEL=0 | RF_WE=0 | Write_Data=00000002
# IR=1b322000 | R1=00000001 | R2=00000002 | R3=00000000 | R4=00000000 | R5=00000000 |
ALU_OP=0000 | WB_SEL=0 | RF_WE=0 | Write_Data=00000002
# IR=1b322000 | R1=00000001 | R2=00000002 | R3=00000000 | R4=00000000 | R5=00000000 |
ALU_OP=0001 | WB_SEL=0 | RF_WE=0 | Write_Data=00000008
# IR=1b322000 | R1=00000001 | R2=00000002 | R3=00000000 | R4=00000000 | R5=00000000 |
ALU_OP=0000 | WB_SEL=0 | RF_WE=0 | Write_Data=00000008
```

[illegible]

[illegible]

[illegible]

```
# ** Note: $stop : //iowa.uiowa.edu/shared/engineering/home/bmiller38/Documents/comp arch  
and org/ProjectPart1/ctrl.v(115)  
# Time: 890 ns Iteration: 0 Instance: /sisc_tb/uut/ctrl_instance
```