

Block RAM

Block RAM uses synchronous read, whose signals are asynchronously decoded from **opcode**. Synchronous opcode decoding sets up the sources for various registers. For example, **new_T** indicates that **T** is to be loaded from 1 of 16 sources.

DROP followed by DUP:


Opcode	1 plus	SWAP	plus	DUP	
T_src	none	TpImm	n	Tpn	none
T	5	6	123	129	
N_src	none	t	RAM	t	none
N	123	6	321	129	
WR_src		none		n	none
WR_dest		none		miSP	none
RAM_read					
RAM_raddr	SP				
RAM_q	321				
SPinc					
SP	40	41	40		
RAM_write					
RAM_waddr	40				
RAM_d	321				

DUP followed by DROP: To prevent DROP's read from occurring before DUP's write, "WR_src" must be "none" to allow decoding when a read is expected. If single-port RAM is used, decoding must also be held off while **RAM_write** is high.

Opcode	1 plus	DUP	DROP	
T_src	none	TpImm	none	n
T	5	6		
N_src	none	t	none	RAM
N	123	6	123	
WR_src		none	n	none
WR_dest		none	miSP	none
held				
RAM_write				
RAM_waddr	3F			
RAM_d	123			
RAM_read				
RAM_raddr	40	3F	40	40
RAM_q	123			
SPinc				
SP	40	3F	40	


Fetch needs T before it can start a read. $@+(a - a+4n)$.

The fetch state checks T and fetches from ROM space (instead) if necessary.



ROM

The ROM interface uses CADDR, CDATA, and CREADY. It's the CPU's interface to large ROM. When CADDR changes, CREADY drops until CDATA matches the new data. Usually it's a synchronous-read ROM. A dumb version would not look ahead:



Fishbone Interface

I wanted an AXI4 interface, but 300 pages of documentation just to move data from point A to point B? One page is easier. A tiny mutant of AXI is used instead, enough to enable block transfers using far fewer signals. It can be bridged to either Wishbone or AXI without too much trouble. If you're lazy or afraid of commitment, this may be the interface for you.

The T register is the read/write address and IMM is the burst length. These are output to the Fishbone bus directly. The bus signals are:

CYC_O	Trigger a read or write burst of IMM-1 words starting at byte address T. Drop after transfer.
WE_O	'1'=write, '0'=read. Steady throughout cycle.
BLEN_O	Burst length less 1, copy of IMM[7:0].
BADDR_O	Block address, copy of T. T remains constant throughout the transfer.
VALID_O	AXI-type handshake for output.
READY_I	
DAT_O	Outgoing data, 32-bit.
VALID_I	AXI-type handshake for input.
READY_O	
DAT_I	Incoming data, 32-bit.


So, eight non-trivial signals instead of 40. A time-out of 4096 beats triggers an error interrupt if:

Output is hung: READY_I is stuck low instead of responding to VALID_O.

Input is hung: VALID_I is stuck low instead of responding to READY_O.

A Fishbone slave should implement a FSM that waits for CYC_O to rise to start a burst and waits for it to fall when finished. The master is expected to provide enough gap for the FSM to return to idle. WE_O, BLEN_O, and BADDR_O are expected to be stable throughout CYC_O. The slave FSM only needs them at the leading edge of CYC_O. There are two types of transfers: Block Write and Block Read.

Block Write: WE_O='1', BLEN_O=3, BADDR_O=1234.



Block Read: WE_O='0', BLEN_O=3, BADDR_O=321.

