
## **Block RAM**

Block RAM uses synchronous read, whose signals are asynchronously decoded from **opcode**. Synchronous opcode decoding sets up the sources for various registers. For example, **new\_T** indicates that **T** is to be loaded from 1 of 16 sources.

## DROP followed by DUP:


Opcode	XXX 1plus X SWAP X	plus	DUP		
T_src	none X TpImmX n X Tpn		none		
T	5		129		
N_src	none	tX	RAM	( <u>t</u> )	none
N	123	X	<u> </u>	<u>321</u>	129
WR_src	₩ none		( <u>n</u> )	none	
WR_dest	₩ none		miSP	none	
RAM_read					
RAM_raddr	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\				
RAM_q	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX				
SPinc					
SP	40		4 1	X 4 0	
RAM_write					
RAM_waddr	<u> </u>	(XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	<u> </u>	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	<b>Ч П                                   </b>
RAM_d	<u> </u>	(XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	3 2 1

DUP followed by DROP: To prevent DROP's read from occurring before DUP's write, "WR\_src" must be "none" to allow decoding when is a read is expected. If single-port RAM is used, decoding must also be held off while **RAM\_write** is high.




M32 Waveforms Page 1/2

Fetch needs T before it can start a read. @+(a-a+4n). The fetch state checks T and fetches from ROM space (instead) if necessary.



## **ROM**

The ROM interface uses CADDR, CDATA, and CREADY. It's the CPU's interface to large ROM. When CADDR changes, CREADY drops until CDATA matches the new data. Usually it's a synchronous-read ROM. A dumb version would not look ahead:



M32 Waveforms Page 2/2