

## **Block RAM**

Block RAM uses synchronous read, whose signals are asynchronously decoded from **opcode**. Synchronous opcode decoding sets up the sources for various registers. For example, **new\_T** indicates that **T** is to be loaded from 1 of 16 sources.

## DROP followed by DUP:




DUP followed by DROP: To prevent DROP's read from occurring before DUP's write, "WR\_src" must be "none" to allow decoding when is a read is expected. If single-port RAM is used, decoding must also be held off while **RAM\_write** is high.




M32 Waveforms Page 1/3

Fetch needs T before it can start a read. @+(a-a+4n). The fetch state checks T and fetches from ROM space (instead) if necessary.



## **ROM**

The ROM interface uses CADDR, CDATA, and CREADY. It's the CPU's interface to large ROM. When CADDR changes, CREADY drops until CDATA matches the new data. Usually it's a synchronous-read ROM. A dumb version would not look ahead:



M32 Waveforms Page 2/3

## **Fishbone Interface**

I wanted an AXI4 interface, but 300 pages of documentation just to move data from point A to point B? One page is easier. A tiny mutant of AXI is used instead, enough to enable block transfers using far fewer signals. It can bridged to either Wishbone or AXI without too much trouble. If you're lazy or afraid of commitment, this may be the interface for you.


The T register is the read/write address and IMM is the burst length. These are output to the Fishbone bus directly. The bus signals are:

CYC O Trigger a read or write burst of IMM-1 words starting at byte address T. Drop after transfer. '1'=write, '0'=read. Steady throughout cycle.  $WE_O$ BLEN O Burst length less 1, copy of IMM[7:0]. Block address, copy of T. T remains constant throughout the transfer. BADR O VALID O AXI-type handshake for output. READY\_I DAT O Outgoing data, 32-bit. VALID I AXI-type handshake for input. READY O DAT\_I Incoming data, 32-bit.


So, eight non-trivial signals instead of 40. A time-out of 4096 beats triggers an error interrupt if: Output is hung: READY\_I is stuck low instead of responding to VALID\_O. Input is hung: VALID\_I is stuck low instead of responding to READY\_O.

A Fishbone slave should implement a FSM that waits for CYC\_O to rise to start a burst and waits for it to fall when finished. The master is expected to provide enough gap for the FSM to return to idle. WE\_O, BLEN\_O, and BADR\_O are expected to be stable throughout CYC\_O. The slave FSM only needs them at the leading edge of CYC\_O. There are two types of transfers: Block Write and Block Read.

Block Write: WE\_O='1', BLEN\_O=3, BADDR\_O=1234.



Block Read: WE\_O='0', BLEN\_O=3, BADDR\_O=321.



M32 Waveforms Page 3/3