## Sheet1

Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition

Revision Name udp\_read\_top
Top-level Entity Name udp\_read\_top
Family Cyclone IV E
Device EP4CE115F29C7

Timing Models Final

 $\begin{array}{ll} \mbox{Total logic elements} & 75 \ / \ 114,480 \ (<1 \ \%) \\ \mbox{Total combinational functions} & 67 \ / \ 114,480 \ (<1 \ \%) \\ \mbox{Dedicated logic registers} & 40 \ / \ 114,480 \ (<1 \ \%) \\ \end{array}$ 

Total registers 40
Total pins 42 / 529 ( 8 % )
Total virtual pins 0

Total memory bits 8,192 / 3,981,312 ( < 1 % )

Embedded Multiplier 9-bit elements 0 / 532 (0 %)Total PLLs 0 / 4 (0 %)