Signetics

7483, LS83A Adders

4-Bit Full Adder Product Specification

Logic Products

FEATURES

- · High speed 4-bit binary addition
- · Cascadeable in 4-bit increments
- LS83A has fast internal carry lookahead
- See '283 for corner power pin version

DESCRIPTION

The '83 adds two 4-bit binary words (A_n plus B_n) plus the incoming carry. The binary sum appears on the Sum outputs ($\Sigma_1 - \Sigma_4$) and the outgoing carry (C_{OUT}) according to the equation:

 $\begin{array}{l} C_{\text{IN}} + (A_1 + B_1) + 2(A_2 + B_2) + 4(A_3 + B_3) \\ + 8(A_4 + B_4) = \Sigma_1 + 2\Sigma_2 + 4\Sigma_3 + 8\Sigma_4 \\ + 16C_{\text{OUT}} \end{array}$

Where (+) = plus.

Due to the symmetry of the binary add function, the '83 can be used with either all active-HIGH operands (positive logic) or with all active-LOW operands (negative logic). See Function Table. With active-HIGH inputs, $C_{\rm IN}$ cannot be left open; it must be held LOW when no "carry in" is intended. Interchanging inputs of equal weight does not affect the operation, thus $C_{\rm IN}$, $A_{\rm 1}$, $B_{\rm 1}$, can arbitrarily be assigned to pins 10, 11, 13, etc.

TYPE	TYPICAL ADD TIMES (TWO 8 - BIT WORDS)	TYPICAL SUPPLY CURRENT (TOTAL)
7483	23ns	66mA
74LS83A	25ns	19mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N7483N, N74LS83AN
Plastic SO	N74LS83AD

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	74LS
A ₁ , B ₁ , A ₃ , B ₃ , C _{IN}	Inputs	2ul	
A ₂ , B ₂ , A ₄ , B ₄	Inputs	1ul	12"
A, B	Inputs		2LSul
C _{IN}	Input		1LSul
Sum	Outputs	10ul	10LSul
Carry	Output	5ul	10LSul


NOTE

Where a 74 unit load (ul) is understood to be $40\mu A I_{IH}$ and $-1.6mA I_{IL}$, and a 74LS unit load (LSuI) is $20\mu A I_{IH}$ and $-0.4mA I_{IL}$.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)




December 4, 1985

5-120


853-0569 81501

Adders 7483, LS83A

LOGIC DIAGRAM



LOGIC DIAGRAM



December 4, 1985

5-121

Adders

7483, LS83A

FUNCTION TABLE

PINS	CIN	A ₁	A ₂	A ₃	A ₄	B ₁	B ₂	Вз	84	Σ1	Σ2	Σ3	Σ4	C _{OUT}
Logic Levels	L	L	н	L	Н	Н	L	L	Н	Н	Н	L	L	н
Active HIGH	0	0	1	0	1	1	0	0	1	1	1	0	0	1
Active LOW	1	1	0	1	0	0	1	1	0	0	0	1	1	0

(10 + 9 = 19)(carry + 5 + 6 = 12)

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	74LS	UNIT
V _{CC}	Supply voltage	7.0	7.0	V
VIN	Input voltage	-0.5 to +5.5	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +5	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V
TA	Operating free-air temperature range	0 to 70		°C

RECOMMENDED OPERATING CONDITIONS

	PARAMETER			74					
	FARAMETER		Min	Nom	Max	Min	Nom	Max	UNIT
V _{CC}	Supply voltage		4.75	5.0	5.25	4.75	5.0	5.25	٧
VIH	HIGH-level input voltage		2.0			2.0			V
VIL	LOW-level input voltage		-		+ 0.8			+ 0:8	V
I_{lK}	Input clamp current				-12			-18	mA
1	HIGH-level output current	Sum			-800			-400	μА
Юн	midn-level output current	Carry			-400			-400	μΑ
1	LOW lovel cutout surrent	Sum			16			8	mA
OL	LOW-level output current	Carry			8			8	mA
TA	Operating free-air temperature	•	0		70	0		70	°C

Adders 7483, LS83A


DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER		TEST CONDITIONS ¹				7483		74LS83A			
		1	EST CON	IDITIONS'	Min	Typ ²	Max	Min	Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage		V_{CC} = MIN, V_{IH} = MIN, V_{IL} = MAX, I_{OH} = MAX		2.4	3.4		2.7	3.4		٧
.,	LOW lovel subject valtage	$V_{CC} = MIN,$ $V_{IH} = MIN,$ $V_{IL} = MAX$		I _{OL} = MAX		0.2	0.4		0.35	0.5	٧
VOL	LOW-level output voltage								0.25	0.4	٧
V _{IK}	Input clamp voltage		V _{CC} = MII	V, I _I = I _{IK}			-1.5			-1.5	٧
, Input current at maximum			$V_1 = 5.5V$			1.0				mA	
l ₁	input voltage	V _{CC} = MAX	V _I = 7.0V	A, B inputs						0.2	mA
				C _{IN} input						0.1	mΑ
	HIGH-level input current	V _{CC} = MAX	V ₁ = 2.4V	A ₁ , B ₁ , A ₃ , B ₃ , C _{IN}			80				μΑ
				A ₁ , B ₁ , A ₃ , B ₃ , C _{IN} A ₂ , B ₂ , A ₄ , B ₄			40				μΑ
Ιн			V ₁ = 2.7V	A, B inputs						40	μΑ
				C _{IN} input						20	μΑ
			A ₁ ,	B ₁ , A ₃ , B ₃ , C _{IN}			-3.2				mA
	LOW level issue suggest	$V_{CC} = MAX$ $V_{I} = 0.4V$	A ₂ , B ₂ , A ₄ , B ₄				-1.6				mA
ŊĽ	LOW-level input current		A, B inputs							-0.8	mA
				C _{IN} input						-0.4	mA
	Short-circuit output	V _{CC} = MAX		Sum outputs	-18		-55	-20	-	-100	mA
los	current ³	ACC - MYY		C _{OUT} output	-18		-70	-20		-100	mA
		\/ - MAY	All	inputs at 4.5V		66	110		19	34	mA
lcc	Supply current (total)	V _{CC} = MAX outputs	Ail	inputs grounded					22	39	mA
00	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	open	All B inputs low, other inputs at 4.5V						19	34	mA

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.
- 2. All typical values are 40. 51. A 25. A 25. 51. A 25.

AC WAVEFORMS



5-123

December 4, 1985

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

			7	74	74			
	Propagation delay C_{IN} to Σ_1 Propagation delay	TEST CONDITIONS	C _L = 50pF,	$R_L = 400\Omega$	C _L = 15pF	UNIT		
			Min	Max	Min	Max	1	
t _{PLH} t _{PHL}		Waveforms 1 & 2		34 34		24 24	ns	
t _{PLH} t _{PHL}	Propagation delay $C_{\rm IN}$ to Σ_2	Waveforms 1 & 2		35 35		24 24	ns	
t _{PLH} t _{PHL}	Propagation delay $C_{\rm IN}$ to Σ_3	Waveforms 1 & 2		50 40		24 24	ns	
t _{PLH} t _{PHL}	Propagation delay C_{IN} to Σ_4	Waveforms 1 & 2	<u>-</u>	50 50		24 24	ns	
t _{PLH} t _{PHL}	Propagation delay A_i or B_i to Σ_i	Waveforms 1 & 2		40 35		24 24	ns	
t _{PLH} t _{PHL}	Propagation delay C _{IN} to C _{OUT}	Waveform 2 R _L = 780Ω for 7483		20 20		17 22	ns	
t _{PLH}	Propagation delay A _i or B _i to C _{OUT}	Waveforms 1 & 2 R _L = 780Ω for 7483	**	22 22		17 17	ns	

TEST CIRCUITS AND WAVEFORMS

