


(a) Simulation minimum cycle time is 2.8


Simulation finished	
Summary	
Clock cycle: Number of transistors: Total excution cycle: Approximation Error Score: Performance Score:	2.8 ns 863 256 30365.0 618598.4


(b) Circuit diagram
Critical path is marked in yellow











i-invalid _ | D a - o-out-valid

(c) Discussion Introduce your design

```
wasider x 20
                                      . We approximate signoid by four functions
                            Signoid(x) = \begin{cases} \frac{1}{4}x + \frac{1}{2} = 0_0 \{15:5\}, & x = 00.00000 \sim 00.1111 \\ \frac{1}{8}x + \frac{1}{2} + \frac{1}{8} + \frac{1}{312} + \frac{1}{1024} = 0_1 \{15:5\}, & x = 01.00000 \sim 10.00111 \\ \frac{1}{16}x + \frac{1}{2} + \frac{1}{4} + \frac{1}{64} + \frac{1}{1024} = 0_2 \{15:5\}, & x = 10.01000 \sim 10.11111 \\ \frac{1}{32}x + \frac{1}{2} + \frac{1}{4} + \frac{1}{16} + \frac{1}{32} + \frac{1}{64} = 0_3 \{15:5\}, & x = 11.00000 \end{cases}
= 0 = x_1 x_2
             let x be 0 xxxx. xxxxxxxxxx
   (1) \quad D_0 = \frac{1}{4} * X_6 X_5 . X_4 X_5 X_2 X_1 X_6 + \frac{1}{2} = 0.00 X_4 X_3 X_2 X_1 X_0
                                                                     + 0.1
- 0.10 X4X3 X2X1 X0 000 = 0. [15:5]
   \begin{array}{lll} (i) & 0_1 & = & \frac{1}{8} \cdot x_6 x_5 \cdot x_4 x_3 x_2 x_1 x_6 + \frac{1}{2} + \frac{1}{8} + \frac{1}{512} + \frac{1}{1024} & = & 0.0 \times 6 \times 7 \times 4 \times 3 \times 2 \times 1 \times 6 \\ & & + & 0.1010000011 \end{array}
                                                                                              = 0.1 1(X5) X4X3X2 X1X6 11 = 0, 215=5)
  (iii) \theta_2 = \frac{1}{16} \cdot \chi_6 \chi_5, \chi_4 \chi_3 \chi_2 \chi_6 \chi_0 + \frac{1}{2} + \frac{1}{4} + \frac{1}{64} + \frac{1}{1024} = 0.0010 \chi_4 \chi_3 \chi_2 \chi_1 \chi_0 + 0.11000 1 0 0 0 1
                                                                                          = 0. 111 (X4/3) (X4 9 x3) (X3) X2 X1X. 1 = 02[15-5]
   (\overline{\Sigma}_{1} )_{3} = \frac{1}{32} - \chi_{6}\chi_{5}, \chi_{4}\chi_{3}\chi_{2}\chi_{6}\chi_{6} + \frac{1}{2} + \frac{1}{4} + \frac{1}{16} + \frac{1}{32} + \frac{1}{64} = 0.000 || \chi_{4}\chi_{5}\chi_{2}\chi_{1}\chi_{6}
                                                                                                = 0,1111(X4)(X4) X3 X2 X1X0 = 03 [15 = 5]
                    we use two level of MUX to get y+[15:57]
(i) cets 0 = 1 when x 2 10.01000 => cets 0 = X6 (X5+X4+X3)
air given ctrl=0, ctrl = 1 when x2 01.00000 => ctrl = x6+x5
 Title giver ctrl=1, ctrl2=1 when x 2 11.00000 => ctrl2 = X5
   As for yx (4:0), we just set them to zero
   As to accuracy is meaningless here due to approximation
            we get y+[15:0] = sigmoid(x) for x 20
```

```
for X<0, we use the symmetry of sighoid, f(-x) + f(x) = 1 \Leftrightarrow f(-x) = 1 - f(x)

\Rightarrow f(1 \times 6 \times 5, \times 6 \times 5 \times 1, \times 1) = f(-1 \times 6 \times 5, \times 6 \times 5
```

How do you improve your critical path and the number of transistors

(i)

We use NDs, NRs instead of Ans and ORs, because the former requires fewer transistors and have less delay than the latter.

(ii)

o_y[15] and o_y[4:0] are always zero, so we can save 6 flipflops to reduce the usage of transistors.

(iii)

For EO, the delay from A to Z is higher than that of B to Z, and for MUX21H, the delay from A to Z is lower than that of B to Z, so we make the critical path go the one with smaller delay, we improved our critical path by 0.1 using this method.

How do you trade-off between area and speed?

I considered using pipeline in my design; however, because flipflops requires a lot of transistors, the reduction in the cycle time is less than the increase in the usage transistors. Hence, I did not use pipeline. Other than that, I found little trade-off between time and area, the main trade-off is between accuracy and A*T.

Compare with other architectures you have designed

Besides my original design, I also implemented another circuit using LUT based design. The simulation results are shown below. Though it has longer clock cycle, it has better error score and better performance score.