

PLANNED | TOTAL: orig ~6d · forecast ~6d | forecast end 30 Nov 2026

GOAL

Process repeatable simulated antenna input through one TimingNode using normal runtime, domain and persistence paths.

RESULT

- Simulated antenna observations reach the normal registration path.
- Successful TimingNode OPEN/CLOSE transitions are represented in the normal committed
- Sustained input can be measured without bypassing TimingNode ownership.
- Restart/recovery works with the same simulated input path used by automated tests.

END DEMO

- Open one TimingNode and show the committed OPEN TimingData record.
- Feed repeatable tag observations through SimulatedAntenna and show which observations
- Close the TimingNode and show the CLOSE record in the same source sequence.
- Inspect the runtime counters, restart SI-01 and continue using the same simulated input

DOCUMENTATION

30-UC R-80

41-01-SSD R-70

32-03-IDD R-80

60-SVP R-70

DOCUMENTATION / DECISIONS

D01

PLANNED

Runtime execution and measurement plan

Define the first project-owned...

D02

PLANNED

Define OPEN/CLOSE TimingData semantics and reference mapping

Define TimingNode OPEN/CLOSE...

APPLICATION / PRODUCT

A01 after D01

PLANNED

Simulated antenna and tag-processing path

Feed deterministic tag...

A02 after D01 A01

PLANNED

Runtime markers and counters

Add low-allocation monotonic...

A03 after A01 A02

PLANNED

Allocation and data-access strategy

Use measurements to decide...

A04 after D02

PLANNED

Commit OPEN/CLOSE through the normal TimingData path

Commit successful TimingNode...

VERIFICATION / TEST

V01 after A01 A02 A03

PLANNED

Single-node load and burst characterization

Exercise one TimingNode with...

V02 after V01

PLANNED

Sustained antenna-ingress fairness

Verify that sustained or...

V03 after A01

PLANNED

Restart and recovery with simulated input

Restart SI-01 after simulated...

V04 after A01

PLANNED

Provider bootstrap verification

Verify built-in provider...

V05 after A04

PLANNED

OPEN/CLOSE TimingData ordering, persistence and rejection verification

Verify OPEN/CLOSE TimingData...

PLANNING CHANGES

- 2026-10-02 — Narrowed Step 5 to one-TimingNode simulated antenna input and runtime behaviour.
- 2026-10-02 — Added explicit runtime performance and memory engineering so scheduling, allocation and data-access choices are measurement-driven.
- 2026-10-03 — Assigned TimingNode OPEN/CLOSE TimingData to Step 5; D02 updates IF-05/IDD before implementation and verification. Step-4 baseline is unchanged.