











TLV713
SBVS195F – SEPTEMBER 2012 – REVISED AUGUST 2019

TLV713 Capacitor-Free, 150-mA, Low-Dropout Regulator With Foldback Current Limit for Portable Devices

1 Features

- Stable Operation With or Without Capacitors
- · Foldback Overcurrent Protection
- · Packages:
 - 1-mm × 1-mm 4-Pin X2SON
 - 5-Pin SOT-23
- Very Low Dropout: 230 mV at 150 mA
- Accuracy: 1%
 Low I_Ω: 50 μA
- Input Voltage Range: 1.4 V to 5.5 V
- Available in Fixed-Output Voltages:
 1 V to 3.3 V
- High PSRR: 65 dB at 1 kHz
- Active Output Discharge (P Version Only)

2 Applications

- · PDAs and Battery-Powered Portable Devices
- MP3 Players and Other Hand-Held Products
- · WLAN and Other PC Add-On Cards

3 Description

The TLV713 series of low-dropout (LDO) linear regulators are low quiescent current LDOs with excellent line and load transient performance and are designed for power-sensitive applications. These devices provide a typical accuracy of 1%.

The TLV713 series of devices is designed to be stable without an output capacitor. The removal of the output capacitor allows for a very small solution size. However, the TLV713 series is also stable with any output capacitor if an output capacitor is used.

The TLV713 also provides inrush current control during device power up and enabling. The TLV713 limits the input current to the defined current limit to avoid large currents from flowing from the input power source. This functionality is especially important in battery-operated devices.


The TLV713 series is available in standard DQN and DBV packages. The TLV713P provides an active pulldown circuit to quickly discharge output loads.

Device Information⁽¹⁾


DEVICE NAME	PACKAGE	BODY SIZE
TI \/740	X2SON (4)	1.00 mm × 1.00 mm
TLV713	SOT-23 (5)	2.90 mm × 1.60 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Application Circuit



Dropout Voltage vs Output Current



Page



Table of Contents

16
16
17
18
s 18
19
19
20
port 21
21
21
entation Updates 21
21
22
22
22
lerable 22

4 Revision History

Changes from Revision E (March 2015) to Revision F

Added IIVI O Circuit Limitation acation

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cha	anges from Revision D (July 2013) to Revision E	age
•	Changed format to meet latest data sheet standards; added new sections, and moved existing sections	1
•	Changed Features bullet about device package options	1
•	Changed front-page figure	1
•	Changed Pin Configuration and Functions section; updated table format	5
•	Changed Absolute Maximum Ratings table conditions	6
•	Changed <i>Output voltage range</i> and <i>Junction temperature range</i> parameter maximum specifications in Absolute Maximum Ratings table	
	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	6
•	Corrected DBV data in Thermal Information table	6
	Changed conditions of Electrical Characteristics table: changed V_{IN} to $V_{IN(nom)}$; changed T_A to T_J ; corrected operating temperature range	7
•	Changed T_A to T_J and 85°C to 125°C throughout Electrical Characteristics table	7
	Added test conditions for line regulation parameter	
•	Changed V_{DO} parameter in Electrical Characteristics table: all rows changed	7
	Changed V_n parameter typical specification in Electrical Characteristics table	

Submit Documentation Feedback

Copyright © 2012–2019, Texas Instruments Incorporated



•	Added new Figure 3	8
•	Changed Figure 4	8
•	Changed Figure 5	8
•	Changed Figure 9 graph and figure title	8
•	Added new Figure 10	8
•	Changed Figure 12; corrected notation on axis titles to show units per graph division (units/div)	8
•	Changed Figure 13; corrected notation on axis titles to show units per graph division (units/div)	9
•	Changed Figure 14; corrected notation on axis titles to show units per graph division (units/div)	9
•	Changed Figure 15; corrected notation on axis titles to show units per graph division (units/div)	9
•	Changed Figure 17; corrected notation on axis titles to show units per graph division (units/div)	9
•	Changed Figure 19; corrected notation on axis titles to show units per graph division (units/div)	10
•	Changed Figure 21; corrected notation on axis titles to show units per graph division (units/div)	10
•	Changed Figure 22; corrected notation on axis titles to show units per graph division (units/div)	10
•	Changed Figure 23; corrected notation on axis titles to show units per graph division (units/div)	10
•	Changed Shutdown section: clarified description	13
•	Changed Foldback Current Limit section: adjusted flow and clarified description	14
•	Changed paragraph 1 of Thermal Protection	14
•	Changed Table 2	17
•	Moved Ordering Information to Device Nomenclature section	21
•	hanges from Revision C (July 2013) to Revision D Changed document status from Mixed Status to Production Data	Page
•	Deleted DPW package from document	1
•	Deleted reference to DPW package from last sentence of Description section	1
•	Deleted DPW pin out drawing from front-page graphic	1
•	Deleted footnote for page 1 graphic	1
•	Deleted DPW pinout drawing from Pin Configurations section	5
•	Deleted reference to DPW package from Pin Descriptions table	5
•	Deleted DPW data from Thermal Information table	6
<u>.</u>	Deleted footnote 3 of Ordering Information table	21
Cŀ	hanges from Revision B (December 2012) to Revision C	Page
-	Changed last Features bullet	
•	-	
•	Added Typical Application Circuit	
_	Changed last two rows of the V_{DO} parameter in the Electrical Characteristics table	/
Cł	hanges from Revision A (October 2012) to Revision B	Page
•	Changed footnote for page 1 graphic	1
•	Added DBV data to Thermal Information table	6
	Changed footnote 3 of Ordering Information table	





Changes from Original (September 2012) to Revision A	Page
Reordered Features bullets	1
Changed dropout range in fourth Features bullet	1
Changed Package and Fixed-Output Voltage Features bullets	1
Added second and third paragraphs to Description section	1
Updated DQN pin out drawing	1
Changed DQN pinout caption in Pin Configurations section	ξ
Changed 1.2 V to 0.9 V in description of EN pin in Pin Descriptions table	
Changed DQN header row in Thermal Information table	6
Changed V _{OUT} maximum specification in Electrical Characteristics table	7
Combined all V _{DO} rows together in Electrical Characteristics table	7
Changed V _{DO} specifications in Electrical Characteristics table	7
Changed I _{SHDN} test conditions in Electrical Characteristics table	7
Changed Typical Characteristics conditions	8
Added curves	
Changed junction temperature range in second paragraph of Overview section	12
Updated Figure 24	12
Deleted third paragraph from Thermal Information section	14
Changed second paragraph of Input and Output Capacitor Considerations section	16
Deleted curve reference from Dropout Voltage section	16



5 Pin Configurations and Functions







Pin Functions

PIN		PIN		PIN		
NAME	NO.		NO.		1/0	DESCRIPTION
NAIVIE	X2SON	SOT-23				
EN	3	3	I	Enable pin. Driving EN over 0.9 V turns on the regulator. Driving EN below 0.4 V puts the regulator into shutdown mode.		
GND	2	2	Ground pin			
IN	IN 4 1		1	Input pin. A small capacitor is recommended from this pin to ground. See the <i>Input and Output Capacitor Considerations</i> section in the <i>Feature Description</i> for more details.		
NC	_	4	_	No internal connection		
OUT			Regulated output voltage pin. For best transient response, a small 1-µF ceramic capacitor is recommended from this pin to ground. See the <i>Input and Output Capacitor Considerations</i> section in the <i>Feature Description</i> for more details.			
Therm	al pad	_	_	The thermal pad is electrically connected to the GND node. Connect to the GND plane for improved thermal performance.		

Copyright © 2012–2019, Texas Instruments Incorporated



6 Specifications

6.1 Absolute Maximum Ratings

Over operating junction temperature range ($T_{J} = 25^{\circ}$ C), unless otherwise noted. All voltages are with respect to GND. (1)

		MIN	MAX	UNIT	
Voltage	Input, V _{IN}	-0.3	6		
	Enable, V _{EN}	-0.3	$V_{IN} + 0.3$	V	
	Output, V _{OUT}	-0.3	3.6		
Current	Maximum output, I _{OUT(max)}	Intern	Internally limited		
Output short-circuit duration			Indefinite		
Total power dissipation	Continuous, P _{D(tot)}	9	See Thermal Information		
Temperature	Storage, T _{stg}	– 55	150	°C	
	Junction, T _J	- 55	125	°C	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	±2000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted).

		MIN	NOM	MAX	UNIT
V_{IN}	Input voltage	1.4		5.5	V
V _{EN}	Enable range	0		V_{IN}	V
I _{OUT}	Output current	0		150	mA
C _{IN}	Input capacitor	0	1		μF
C _{OUT}	Output capacitor	0	0.1	100	μF
T_{J}	Operating junction temperature range	-40		125	°C

6.4 Thermal Information

		TLV713,		
	THERMAL METRIC ⁽¹⁾	DQN (X2SON)	DQN (X2SON) DBV (SOT23)	
		4 PINS	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	255.8	249	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	159.3	172.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	208.2	76.7	°C/W
ΨЈТ	Junction-to-top characterization parameter	16.2	49.7	°C/W
ΨЈВ	Junction-to-board characterization parameter	208.1	75.8	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	148.6	n/a	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: TLV713

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.5 Electrical Characteristics

Over operating temperature range ($T_J = -40^{\circ}C$ to 125°C), $V_{IN(nom)} = V_{OUT(nom)} + 0.5$ V or $V_{IN(nom)} = 2$ V (whichever is greater), $I_{OUT} = 1$ mA, $V_{EN} = V_{IN}$, and $C_{OUT} = 0.47$ µF, unless otherwise noted. Typical values are at $T_J = 25^{\circ}C$.

ı	PARAMETER	ARAMETER TEST CONDITIONS		MIN	TYP	MAX	UNIT	
IN	Input voltage range			1.4		5.5	V	
OUT	Output voltage range			1		3.3	V	
		$V_{OUT} \ge 1.8 \text{ V}, T_J = 25^{\circ}\text{C}$		-1%		1%		
	DC output occursor	$V_{OUT} < 1.8 \text{ V}, T_{J} = 25^{\circ}\text{C}$		-20		20	mV	
	DC output accuracy	$V_{OUT} \ge 1.2 \text{ V}, -40^{\circ}\text{C} \le T_{\text{J}}$	≤ 125°C	-1.5%		1.5%		
		$V_{OUT} < 1.2 \text{ V}, -40^{\circ}\text{C} \le T_{\text{J}}$	≤ 125°C	-50		50	mV	
V _{OUT(ΔVIN)}	Line regulation	Max {V _{OUT(nom)} + 0.5 V, V	$I_{IN} = 2.0 \text{ V} \le V_{IN} \le 5.5 \text{ V}$		1	5	mV	
V _{OUT(ΔIOUT)}	Load regulation	0 mA ≤ I _{OUT} ≤ 150 mA			10	30	mV	
			$1 \text{ V} \le \text{V}_{\text{OUT}} < 1.8 \text{ V}, \text{I}_{\text{OUT}} = 150 \text{ mA}$		600	900		
			V _{OUT} = 1.1 V, I _{OUT} = 100 mA		470	600		
			$1.8 \text{ V} \le \text{V}_{\text{OUT}} < 2.1 \text{ V}, \text{I}_{\text{OUT}} = 30 \text{ mA}$		70			
			1.8 V ≤ V _{OUT} < 2.1 V, I _{OUT} = 150 mA		350	575		
		$V_{OUT} = 0.98 \times V_{OUT(nom)}$	2.1 V ≤ V _{OUT} < 2.5 V, I _{OUT} = 30 mA		90			
		$T_J = -40^{\circ}\text{C to } 85^{\circ}\text{C}$	2.1 V ≤ V _{OUT} < 2.5 V, I _{OUT} = 150 mA		290	481		
V_{DO}			2.5 V ≤ V _{OUT} < 3 V, I _{OUT} = 30 mA		50			
			2.5 V ≤ V _{OUT} < 3 V, I _{OUT} = 150 mA		246	445	.,	
	Dropout voltage		$3 \text{ V} \le \text{V}_{\text{OUT}} < 3.6 \text{ V}, \text{I}_{\text{OUT}} = 30 \text{ mA}$		46		mV	
			3 V ≤ V _{OUT} < 3.6 V, I _{OUT} = 150 mA		230	420		
		$V_{OUT} = 0.98 \times V_{OUT(nom)},$ $T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C}$	1 V ≤ V _{OUT} < 1.8 V, I _{OUT} = 150 mA		600	1020		
			V _{OUT} = 1.1 V, I _{OUT} = 100 mA		470	720		
			$1.8 \text{ V} \le \text{V}_{\text{OUT}} < 2.1 \text{ V}, \text{I}_{\text{OUT}} = 150 \text{ mA}$		350	695		
			2.1 V ≤ V _{OUT} < 2.5 V, I _{OUT} = 150 mA		290	601		
			2.5 V ≤ V _{OUT} < 3 V, I _{OUT} = 150 mA		246	565		
			3 V ≤ V _{OUT} < 3.6 V, I _{OUT} = 150 mA		230	540		
GND	Ground pin current	I _{OUT} = 0 mA	001		50	75	μA	
SHUTDOWN	Shutdown current	$V_{EN} \le 0.4 \text{ V}, 2.0 \text{ V} \le V_{IN} \le$	5.5 V, T ₁ = 25°C		0.1	1	μA	
BIOIDOWN			f = 100 Hz		70			
SRR	Power-supply	$V_{IN} = 3.3 \text{ V},$ $V_{OUT} = 2.8 \text{ V},$	f = 10 kHz		55		dB	
	rejection ratio	I _{OUT} = 30 mA	f = 1 MHz		55			
n	Output noise voltage	BW = 100 Hz to 100 kHz.	V _{IN} = 2.3 V, V _{OUT} = 1.8 V, I _{OUT} = 10 mA		73		μV _{RMS}	
TR	Start-up time ⁽¹⁾	$C_{OUT} = 1.0 \mu F, I_{OUT} = 150$			100		μs	
/ні	Enable high (enabled)	2001 112 pt. 3 (00)		0.9		V _{IN}	V	
LO LO	Enable low (disabled)			0		0.4	V	
N	EN pin current	EN = 5.5 V			0.01		μA	
PULLDOWN	Pulldown resistor (TLV713P only)	V _{IN} = 4 V			120		Ω	
		V _{IN} = 3.8 V, V _{OUT} = 3.3 V,	T _J = -40 to 85°C	180			mA	
.IM	Output current limit	V _{IN} = 2.25 V, V _{OUT} = 1.8 \	/, T _J = -40 to 85°C	180				
*		V _{IN} = 2.25 V, V _{OUT} = 1.2 V, T _J = -40 to 85°C		180				
SC SC	Short-circuit current	V _{OUT} = 0 V	-		40		mA	
		Shutdown, temperature in	creasing		158			
SD	Thermal shutdown	Reset, temperature decre			140		°C	


Product Folder Links: TLV713

⁽¹⁾ Start-up time is the time from EN assertion to $(0.98 \times V_{OUT(nom)})$.



6.6 Typical Characteristics

Over operating temperature range ($T_J = -40^{\circ}C$ to 125°C), $V_{IN} = V_{OUT(nom)} + 0.5$ V or 2.0 V (whichever is greater), $I_{OUT} = 10$ mA, $V_{EN} = V_{IN}$, $C_{OUT} = 1$ μ F, and $V_{OUT(nom)} = 1.8$ V, unless otherwise noted. Typical values are at $T_J = 25^{\circ}C$.




Submit Documentation Feedback

Copyright © 2012–2019, Texas Instruments Incorporated



Typical Characteristics (continued)

Over operating temperature range ($T_J = -40^{\circ}C$ to 125°C), $V_{IN} = V_{OUT(nom)} + 0.5$ V or 2.0 V (whichever is greater), $I_{OUT} = 10$ mA, $V_{EN} = V_{IN}$, $C_{OUT} = 1$ µF, and $V_{OUT(nom)} = 1.8$ V, unless otherwise noted. Typical values are at $T_J = 25^{\circ}C$.




Copyright © 2012–2019, Texas Instruments Incorporated



Typical Characteristics (continued)

Over operating temperature range ($T_J = -40^{\circ}C$ to 125°C), $V_{IN} = V_{OUT(nom)} + 0.5$ V or 2.0 V (whichever is greater), $I_{OUT} = 10$ mA, $V_{EN} = V_{IN}$, $C_{OUT} = 1$ µF, and $V_{OUT(nom)} = 1.8$ V, unless otherwise noted. Typical values are at $T_J = 25^{\circ}C$.




Submit Documentation Feedback

Copyright © 2012–2019, Texas Instruments Incorporated



Typical Characteristics (continued)

Over operating temperature range ($T_J = -40^{\circ}C$ to 125°C), $V_{IN} = V_{OUT(nom)} + 0.5$ V or 2.0 V (whichever is greater), $I_{OUT} = 10$ mA, $V_{EN} = V_{IN}$, $C_{OUT} = 1$ µF, and $V_{OUT(nom)} = 1.8$ V, unless otherwise noted. Typical values are at $T_J = 25^{\circ}C$.



Copyright © 2012–2019, Texas Instruments Incorporated



7 Detailed Description

7.1 Overview

These devices belong to a new family of next-generation value low-dropout (LDO) regulators. These devices consume low quiescent current and deliver excellent line and load transient performance. These characteristics, combined with low noise, very good PSRR with little $(V_{IN} - V_{OUT})$ headroom, make this family of devices ideal for RF portable applications.

This family of regulators offers current limit and thermal protection. Device operating junction temperature is -40°C to 125°C.

7.2 Functional Block Diagrams




Figure 24. TLV713 Block Diagram



Functional Block Diagrams (continued)




Figure 25. TLV713P Block Diagram

7.3 Feature Description

7.3.1 Undervoltage Lockout (UVLO)

The TLV713 uses a UVLO circuit that disables the output until the input voltage is greater than the rising UVLO voltage. This circuit ensures that the device does not exhibit any unpredictable behavior when the supply voltage is lower than the operational range of the internal circuitry, $V_{IN(min)}$. During UVLO disable, the output of the TLV713P version is connected to ground with a 120- Ω pulldown resistor. Fast rising and falling voltage changes near UVLO levels require at least a 1-ms delay before the rising and falling edges; see the *UVLO Circuit Limitation* section.

7.3.2 Shutdown

The enable pin (EN) is active high. Enable the device by forcing the EN pin to exceed $V_{EN(high)}$ (0.9 V, minimum). Turn off the device by forcing the EN pin to drop below 0.4 V. If shutdown capability is not required, connect EN to IN.

The TLV713P has an internal pulldown MOSFET that connects a $120-\Omega$ resistor to ground when the device is disabled. The discharge time after disabling depends on the output capacitance (C_{OUT}) and the load resistance (R_{I}) in parallel with the $120-\Omega$ pulldown resistor. The time constant is calculated in Equation 1.

$$\tau = \frac{120 \cdot R_L}{120 + R_L} \cdot C_{OUT} \tag{1}$$



Feature Description (continued)

7.3.3 Foldback Current Limit

The TLV713 has an internal foldback current limit that helps protect the regulator during fault conditions. The current supplied by the device is gradually reducedwhile the output voltage decreases. When the output is shorted, the LDO supplies a typical current of 40 mA. Output voltage is not regulated when the device is in current limit, and is calculated by Equation 2:

$$V_{OLT} = I_{LIMIT} \times R_{LOAD} \tag{2}$$

The PMOS pass transistor dissipates $[(V_{IN} - V_{OUT}) \times I_{LIMIT}]$ until thermal shutdown is triggered and the device turns off. The device is turned on by the internal thermal shutdown circuit during cool down. If the fault condition continues, the device cycles between current limit and thermal shutdown. See the *Thermal Information* section for more details.

The TLV713 PMOS pass element has a built-in body diode that conducts current when the voltage at OUT exceeds the voltage at IN. This current is not limited, so if extended reverse voltage operation is anticipated, external limiting to 5% of the rated output current is recommended.

7.3.4 Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately 158°C, allowing the device to cool. When the junction temperature cools to approximately 140°C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits regulator dissipation, protecting the device from damage as a result of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, junction temperature must be limited to 125°C maximum. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions.

The TLV713 internal protection circuitry is designed to protect against overload conditions. This circuitry is not intended to replace proper heatsinking. Continuously running the TLV713 into thermal shutdown degrades device reliability.



7.4 Device Functional Modes

7.4.1 Normal Operation

The device regulates to the nominal output voltage under the following conditions:

- The input voltage is at least as high as V_{IN(min)}.
- The input voltage is greater than the nominal output voltage added to the dropout voltage.
- The enable voltage has previously exceeded the enable rising threshold voltage and has not decreased below the enable falling threshold.
- The output current is less than the current limit.
- The device junction temperature is less than the maximum specified junction temperature.

7.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode of operation, the output voltage is the same as the input voltage minus the dropout voltage. The transient performance of the device is significantly degraded because the pass device is in the linear region and no longer controls the current through the LDO. Line or load transients in dropout can result in large output voltage deviations.

7.4.3 Disabled

The device is disabled under the following conditions:

- The enable voltage is less than the enable falling threshold voltage or has not yet exceeded the enable rising threshold.
- The device junction temperature is greater than the thermal shutdown temperature.

Table 1 shows the conditions that lead to the different modes of operation.

Table 1. Device Functional Mode Comparison

ODERATING MODE	PARAMETER					
OPERATING MODE	V _{IN}	V _{EN}	I _{OUT}	T _J		
Normal mode	$V_{IN} > V_{OUT(nom)} + V_{DO}$ and $V_{IN} > V_{IN(min)}$	$V_{EN} > V_{EN(high)}$	I _{OUT} < I _{LIM}	T _J < 125°C		
Dropout mode	$V_{IN(min)} < V_{IN} < V_{OUT(nom)} + V_{DO}$	$V_{EN} > V_{EN(high)}$	_	T _J < 125°C		
Disabled mode (any true condition disables the device)	_	V _{EN} < V _{EN(low)}	_	T _J > 158°C		

Product Folder Links: TLV713



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Input and Output Capacitor Considerations

The TLV713 uses an advanced internal control loop to obtain stable operation both with and without the use of input or output capacitors. The TLV713 dynamic performance is improved with the use of an output capacitor. An output capacitance of $0.1~\mu F$ or larger generally provides good dynamic response. X5R- and X7R-type ceramic capacitors are recommended because these capacitors have minimal variation in value and equivalent series resistance (ESR) over temperature.

Although an input capacitor is not required for stability, it is good analog design practice to connect a $0.1-\mu F$ to $1-\mu F$ capacitor from IN to GND. This capacitor counteracts reactive input sources and improves transient response, input ripple, and PSRR. An input capacitor is recommended if the source impedance is more than $0.5~\Omega$. A higher-value capacitor may be necessary if large, fast, rise-time load transients are anticipated or if the device is located several inches from the input power source.

8.1.2 Dropout Voltage

The TLV713 uses a PMOS pass transistor to achieve low dropout. When $(V_{IN} - V_{OUT})$ is less than the dropout voltage (V_{DO}) , the PMOS pass device is in the linear region of operation and the input-to-output resistance is the $R_{DS(on)}$ of the PMOS pass element. V_{DO} scales approximately with output current because the PMOS device behaves like a resistor in dropout. As with any linear regulator, PSRR and transient response are degraded as $(V_{IN} - V_{OLIT})$ approaches dropout.

8.1.3 Transient Response

As with any regulator, increasing the size of the output capacitor reduces over- and undershoot magnitude but increases the duration of the transient response.

8.1.4 UVLO Circuit Limitation

The TLV713 UVLO circuit is sensitive to fast rising and falling input voltage changes that result in the device turning on and off. When the input voltage drops below the minimum V_{IN} and the device is turned off, provide a minimum 1-ms delay before turning on the device again. This minimum 1-ms delay allows the internal circuit to reset to the correct state. If the TLV713 is turned on again before the delay elapses, an EN toggle is required for the internal circuit to reset to the correct state.

Copyright © 2012–2019, Texas Instruments Incorporated Product Folder Links: *TLV713*



8.2 Typical Application

Several versions of the TPS713 are ideal for powering the MSP430 microcontroller.

Figure 26 shows a diagram of the TLV713 powering an MSP430 microcontroller. Table 2 shows potential applications of some voltage versions.




Figure 26. TLV713 Powering a Microcontroller

Table 2. Typical MSP430 Applications

DEVICE	V _{OUT} (Typ)	APPLICATION
TLV71318P	1.8 V	Allows for lowest power consumption with many MSP430s
TLV71325P	2.5 V	2.2-V supply required by many MSP430s for flash programming and erasing

8.2.1 Design Requirements

Table 3 lists the design requirements.

Table 3. Design Parameters

PARAMETER	DESIGN REQUIREMENT						
Input voltage	4.2 V to 3 V (Lithium Ion battery)						
Output voltage	1.8 V, ±1%						
DC output current	10 mA						
Peak output current	75 mA						
Maximum ambient temperature	65°C						

8.2.2 Detailed Design Procedure

An input capacitor is not required for this design because of the low impedance connection directly to the battery.


No output capacitor allows for the minimal possible inrush current during start-up, ensuring the 180-mA maximum input current limit is not exceeded.

Verify that the maximum junction temperature is not exceeded by referring to Figure 30.

Copyright © 2012–2019, Texas Instruments Incorporated



8.2.3 Application Curves



8.3 What to Do and What Not to Do

Place at least one 0.1-µF ceramic capacitor as close as possible to the OUT pin of the regulator for best transient performance.

Place at least one 1-µF capacitor as close as possible to the IN pin for best transient performance.

Do not place the output capacitor more than 10 mm away from the regulator.

Do not exceed the absolute maximum ratings.

Do not continuously operate the device in current limit or near thermal shutdown.

9 Power Supply Recommendations

These devices are designed to operate from an input voltage supply range from 1.4 V to 5.5 V. The input voltage range must provide adequate headroom for the device to have a regulated output. This input supply must be well-regulated and stable. If the input supply is noisy, additional input capacitors with low ESR can help improve the output noise performance.



10 Layout

10.1 Layout Guidelines

10.1.1 Board Layout Recommendations to Improve PSRR and Noise Performance

Input and output capacitors must be placed as close to the device pins as possible. To improve AC performance (such as PSRR, output noise, and transient response), TI recommends that the board be designed with separate ground planes for V_{IN} and V_{OUT} , with the ground plane connected only at the device GND pin. In addition, the output capacitor ground connection must be connected directly to the device GND pin. High-ESR capacitors may degrade PSRR performance.

10.1.2 Power Dissipation

The ability to remove heat from the die is different for each package type, presenting different considerations in the printed-circuit-board (PCB) layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Performance data for JEDEC low- and high-K boards are given in *Thermal Information*. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating layers also improves the heatsink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation (P_D) can be approximated by the product of the output current times the voltage drop across the output pass element (V_{IN} to V_{OUT}), as shown in Equation 3.

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
(3)

Figure 30 shows the maximum ambient temperature versus the power dissipation of the TLV713. This figure assumes the device is soldered on a JEDEC standard, high-K layout with no airflow over the board. Actual board thermal impedances vary widely. If the application requires high power dissipation, having a thorough understanding of the board temperature and thermal impedances is helpful to ensure the TLV713 does not operate above a junction temperature of 125°C.




Figure 30. Maximum Ambient Temperature vs Device Power Dissipation

Estimating the junction temperature can be done by using the thermal metrics Ψ_{JT} and Ψ_{JB} , shown in the *Thermal Information* table. These metrics are a more accurate representation of the heat transfer characteristics of the die and the package than $R_{\theta JA}$. The junction temperature can be estimated with Equation 4.

Product Folder Links: TLV713

(4)



Layout Guidelines (continued)

$$\begin{split} \Psi_{JT} \colon & T_J = T_T + \Psi_{JT} \bullet P_D \\ \Psi_{JB} \colon & T_J = T_B + \Psi_{JB} \bullet P_D \end{split}$$

where


- P_D is the power dissipation shown by Equation 3,
- \bullet $\;\;$ T_T is the temperature at the center-top of the IC package,
- T_B is the PCB temperature measured 1 mm away from the IC package on the PCB surface.

NOTE

Both T_T and T_B can be measured on actual application boards using a thermo-gun (an infrared thermometer).

For more information about measuring T_T and T_B , see the *Using New Thermal Metrics* application note, available for download at www.ti.com.


10.2 Layout Examples



Represents via used for application-specific connections

(1) Not required.

Figure 31. X2SON Layout Example



 Represents via used for application-specific connections

(1) Not required.

Figure 32. SOT-23 Layout Example



11 Device and Documentation Support

11.1 Device Support

11.1.1 Development Support

11.1.1.1 Evaluation Modules

Three evaluation modules (EVMs) are available to assist in the initial circuit performance evaluation using the TLV713:

- TLV71312PEVM-171
- TLV71318PEVM-171
- TLV71333PEVM-171

These EVMs can be requested at the Texas Instruments website through the device product folders or purchased directly from the TI eStore.

11.1.1.2 Spice Models

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. A SPICE model for the TLV713 is available through the product folders under *Tools & Software*.

11.1.2 Device Nomenclature

Table 4. Ordering Information (1)(2)

PRODUCT	V _o
TLV713 xx(x)Pyyyz	 XX(X) is the nominal output voltage. For output voltages with a resolution of 100 mV, two digits are used in the ordering number; otherwise, three digits are used (for example, 28 = 2.8 V; 475 = 4.75 V). P is optional; devices with P have an LDO regulator with an active output discharge. YYY is the package designator. Z is the package quantity. R is for reel (3000 pieces), T is for tape (250 pieces).

⁽¹⁾ For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder on www.ti.com.

11.2 Documentation Support

11.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, Using New Thermal Metrics application report
- Texas Instruments, TLV713xxEVM-171 User's Guide user's guide

11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

Copyright © 2012–2019, Texas Instruments Incorporated

⁽²⁾ Output voltages from 1.0 V to 3.3 V in 50-mV increments are available. Contact the factory for details and availability.



11.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





27-Aug-2019

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV71310PDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VUQI	Samples
TLV71310PDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VUQI	Samples
TLV71310PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	ET	Samples
TLV71310PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	ET	Samples
TLV71311PDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VUPI	Samples
TLV71311PDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VUPI	Samples
TLV71312PDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VUEI	Samples
TLV71312PDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VUEI	Samples
TLV71312PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AF	Samples
TLV71312PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AF	Samples
TLV71315PDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VUGI	Samples
TLV71315PDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VUGI	Samples
TLV71315PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AY	Samples
TLV71315PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AY	Samples
TLV713185PDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM -40 to 125		VUII	Samples
TLV713185PDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VUII	Samples
TLV713185PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	A1	Samples



www.ti.com

27-Aug-2019

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV713185PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	A1	Samples
TLV71318PDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VUDI	Samples
TLV71318PDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VUDI	Samples
TLV71318PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AW	Samples
TLV71318PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AW	Samples
TLV71320DQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	B2	Samples
TLV71320DQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	B2	Samples
TLV71325PDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VUJI	Samples
TLV71325PDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VUJI	Samples
TLV71325PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AZ	Samples
TLV71325PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AZ	Samples
TLV713285PDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VULI	Samples
TLV713285PDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VULI	Samples
TLV713285PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	A2	Samples
TLV713285PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	A2	Samples
TLV71328PDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VUKI	Samples
TLV71328PDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VUKI	Samples
TLV71328PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AK	Samples



PACKAGE OPTION ADDENDUM

27-Aug-2019

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV71328PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AK	Samples
TLV71330PDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VUMI	Samples
TLV71330PDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VUMI	Samples
TLV71330PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AL	Samples
TLV71330PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AL	Samples
TLV71333PDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VUFI	Samples
TLV71333PDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VUFI	Samples
TLV71333PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	АН	Samples
TLV71333PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	АН	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

27-Aug-2019

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLV713P:

Automotive: TLV713P-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 27-Aug-2019

TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO P1 BO W Cavity AO

	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV71310PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV71310PDBVT	SOT-23	DBV	5	250	178.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TLV71310PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV71310PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV71311PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV71311PDBVT	SOT-23	DBV	5	250	178.0	8.4	3.3	3.2	1.4	4.0	8.0	Q3
TLV71312PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV71312PDBVT	SOT-23	DBV	5	250	178.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TLV71312PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV71312PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV71315PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV71315PDBVT	SOT-23	DBV	5	250	178.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TLV71315PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV71315PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV713185PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV713185PDBVT	SOT-23	DBV	5	250	178.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TLV713185PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV713185PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2



PACKAGE MATERIALS INFORMATION

www.ti.com 27-Aug-2019

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV71318PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV71318PDBVT	SOT-23	DBV	5	250	178.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TLV71318PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV71318PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV71320DQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV71320DQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV71325PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV71325PDBVT	SOT-23	DBV	5	250	178.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TLV71325PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV71325PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV713285PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV713285PDBVT	SOT-23	DBV	5	250	178.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TLV713285PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV713285PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV71328PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV71328PDBVT	SOT-23	DBV	5	250	178.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TLV71328PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV71328PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV71330PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV71330PDBVT	SOT-23	DBV	5	250	178.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TLV71330PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV71330PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV71333PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TLV71333PDBVT	SOT-23	DBV	5	250	178.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TLV71333PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TLV71333PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2

www.ti.com 27-Aug-2019



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV71310PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV71310PDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV71310PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TLV71310PDQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TLV71311PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV71311PDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV71312PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV71312PDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV71312PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TLV71312PDQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TLV71315PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV71315PDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV71315PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TLV71315PDQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TLV713185PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV713185PDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV713185PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TLV713185PDQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TLV71318PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV71318PDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0



PACKAGE MATERIALS INFORMATION

www.ti.com 27-Aug-2019

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV71318PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TLV71318PDQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TLV71320DQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TLV71320DQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TLV71325PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV71325PDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV71325PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TLV71325PDQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TLV713285PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV713285PDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV713285PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TLV713285PDQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TLV71328PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV71328PDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV71328PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TLV71328PDQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TLV71330PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV71330PDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV71330PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TLV71330PDQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TLV71333PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV71333PDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV71333PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TLV71333PDQNT	X2SON	DQN	4	250	184.0	184.0	19.0



SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)



^{7.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{8.} Board assembly site may have different recommendations for stencil design.



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4210367/F



PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.
- 4. Features may not exist. Recommend use of pin 1 marking on top of package for orientation purposes.
- 5. Shape of exposed side leads may differ.
- 6. Number and location of exposed tie bars may vary.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- 7. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 8. If any vias are implemented, it is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated