
PROJECT STEP 2

THE TURING MACHINE

List of Group Members

Brandon Markham

Paul Henson

Sam Arshad

CS.3339 Computer Architecture

Texas State University

March 25, 2024

1 Introduction

For the second section of the project, the group produced Verilog code to generate arithmetic logic unit (ALU) functions of variable bit widths. Several operations were implemented including bit-wise logic, integer arithmetic, and bit shifting.

2 Verilog Code

In this section, each operation's Verilog code will be shown and explained. Afterward, the code utilized to test the operations will be shown and explained.

NOTE: Each module includes a parameter **WIDTH** that determines the number of bits in the input and output vectors. By specifying different values for **WIDTH**, these modules may be instantiated with different numbers of input/output bits.

2.1 Bit-Wise Logic Modules

Each multi-bit gate module performs a bit-wise logic operation upon two input vectors 'a' and 'b' of length **WIDTH** and returns the result of that operation through its output wire 'out'.

2.1.1 Multi-Bit AND Module

```
1 module multibit_AND
2   #(parameter WIDTH = 4) (
3     input [WIDTH-1 : 0] a, input [WIDTH-1 : 0] b,
4     output [WIDTH-1 : 0] out);
5   assign out = a & b;
6 endmodule
```

2.1.2 Multi-Bit NAND Module

```
1 module multibit_NAND
2   #(parameter WIDTH = 4) (
3     input [WIDTH-1 : 0] a, input [WIDTH-1 : 0] b,
4     output [WIDTH-1 : 0] out);
5   assign out = ~(a & b);
6 endmodule
```

2.1.3 Multi-Bit OR Module

```
1 module multibit_OR
2   #(parameter WIDTH = 4) (
3     input [WIDTH-1 : 0] a, input [WIDTH-1 : 0] b,
4     output [WIDTH-1 : 0] out);
5   assign out = a | b;
6 endmodule
```

2.1.4 Multi-Bit NOR Module

```
1 module multibit_NOR
2   #(parameter WIDTH = 4) (
3     input [WIDTH-1 : 0] a, input [WIDTH-1 : 0] b,
4     output [WIDTH-1 : 0] out);
5   assign out = ~(a | b);
6 endmodule
```

2.1.5 Multi-Bit XOR Module

```
1 module multibit_XOR
2   #(parameter WIDTH = 4) (
3     input [WIDTH-1 : 0] a, input [WIDTH-1 : 0] b,
4     output [WIDTH-1 : 0] out);
5   assign out = a ^ b;
6 endmodule
```

2.1.6 Multi-Bit XNOR Module

```
1 module multibit_XNOR
2   #(parameter WIDTH = 4) (
3     input [WIDTH-1 : 0] a, input [WIDTH-1 : 0] b,
4     output [WIDTH-1 : 0] out);
5   assign out = a ^^ b;
6 endmodule
```

2.1.7 Multi-Bit NOT Module

```
1 module multibit_NOT
2   #(parameter WIDTH = 4) (
3     input [WIDTH-1 : 0] a,
4     output [WIDTH-1 : 0] out);
5   assign out = ~a;
6 endmodule
```

2.2 Integer Arithmetic Operations

NOTE: Operations inside these modules are performed in "**always**" blocks which evaluate and update the outputs based on the inputs every time an input changes value. The "**assign**" statements are used to assign the final logic to each output wire.

2.2.1 Binary Multiplier

The **binaryMultiplier** module multiplies together two binary numbers provided by inputs **a** and **b**. The output of this multiplication takes the form of a binary number of twice the length of the original inputs, split between its most significant bits and least significant bits across two output wires, **MSB** and **LSB**.

```

1 module binaryMultiplier
2   #(parameter WIDTH = 4) (
3     input [WIDTH-1 : 0] a,
4     input [WIDTH-1 : 0] b,
5     output [WIDTH-1 : 0] MSB,
6     output [WIDTH-1 : 0] LSB );
7
8   reg [(2*WIDTH)-1 : 0] ans;
9
10  always @(*) begin
11
12    ans = a * b;
13
14  end
15
16  assign LSB = ans[WIDTH-1 : 0];
17  assign MSB = ans[(2*WIDTH)-1 : WIDTH];
18
19 endmodule

```

2.2.2 Binary Adder

The **binaryAdder** module performs binary addition. It takes two multi-bit inputs **a** and **b** along with a **carryin** input and produces two outputs: a multi-bit output labelled **out** & **carryout**.

```

1 module binaryAdder
2   #(parameter WIDTH = 4) (
3     input [WIDTH-1 : 0] a,

```

```

4     input [WIDTH-1 : 0] b,
5     input carryin,
6     output [WIDTH-1 : 0] out,
7     output carryout );
8
9     reg [WIDTH : 0] ans;
10
11    always @(*) begin
12
13        ans = a + b + carryin;
14
15    end
16
17    assign out = ans[WIDTH-1 : 0];
18    assign carryout = ans[WIDTH];
19
20 endmodule

```

2.2.3 Binary Subtractor

The **binarySubtractor** module performs binary subtraction. It takes two multi-bit inputs **a** and **b** along with a **carryin** input to be used in the case of a borrow bit being necessary when running multiple subtractors in parallel. It produces two outputs: a multi-bit output labelled **out** & **carryout**.

```

1
2 module binarySubtractor
3     #(parameter WIDTH = 4) (
4         input [WIDTH-1 : 0] a,
5         input [WIDTH-1 : 0] b,
6         input carryin,
7         output [WIDTH-1 : 0] out,
8         output carryout );
9
10    reg [WIDTH : 0] ans;
11
12    always @(*) begin
13
14        ans = {1'b1,a};
15        ans = ans - b - carryin;
16
17    end
18

```

```

19
20   assign carryout = ~ans[WIDTH];
21   assign out = ans[WIDTH-1 : 0];
22
23 endmodule

```

2.2.4 Binary Divider

The **binaryDivision** module performs binary division. It takes two multi-bit inputs **a** (dividend) & **b** (divisor). It produces two outputs, the whole number quotient and the remainder as seen with the output labels **ans** & **rem**.

```

1 module binaryDivider
2   #(parameter WIDTH = 4) (
3     input [WIDTH-1 : 0] a,
4     input [WIDTH-1 : 0] b,
5     output reg [WIDTH-1 : 0] ans,
6     output reg [WIDTH-1 : 0] rem );
7
8   always @(*) begin
9
10    ans = a / b;
11    rem = a % b;
12
13   end
14
15 endmodule

```

2.2.5 Bit Shifter

The **multiShift** module performs a multi-bit shifting operation. It takes two input **in** and **control**. It produces two multi-bit **outSubject** (the shifted subject) & **outOverflow** (the bits that overflow during shifting).

For convenient switching of outputs based on shift direction, the outputs of this module are of type 'reg' so as to be dynamically assigned inside the "**always**" block.

```

1 module multiShift
2   #(parameter WIDTH = 4) (
3     input [WIDTH-1 : 0] in,
4     input [WIDTH-1 : 0] control,
5     output reg [WIDTH-1 : 0] outSubject,
6     output reg [WIDTH-1 : 0] outOverflow );
7

```

```
8  reg [(2*WIDTH)-1 : 0] ans;
9
10 wire dir  = control[WIDTH-1]; // 1 <-- left ; right --> 0
11 wire fill = control[0];
12 wire [WIDTH-1 - 2 : 0] amt = control[WIDTH-1 - 1 : 1];
13
14 integer i;
15
16 always @(*) begin
17     if (dir) begin
18         ans = in << amt;
19         if(amt>0) begin
20             for (i = 0; i < amt; i = i+1) begin
21                 ans[i] = fill;
22             end
23         end
24         outSubject  = ans[WIDTH-1 : 0];
25         outOverflow = ans[(2*WIDTH)-1 : WIDTH];
26     end
27     else begin
28         ans = in << WIDTH;
29         ans = ans >> amt;
30         if(amt>0) begin
31             for(i = 0; i < amt; i = i+1) begin
32                 ans[(2*WIDTH-1) - i] = fill;
33             end
34         end
35         outSubject  = ans[(2*WIDTH)-1 : WIDTH];
36         outOverflow = ans[WIDTH-1 : 0];
37     end
38
39 end
40
41
42 endmodule
```

2.3 Testbench File

This testbench code instantiates each type of operation module and applies a number of different input cases to each. This testbench was used to produce the waveforms shown later on in this report.

While the examples shown in this report use a 4-bit register width, each module was written with scalability in mind. The 'BENCHWIDTH' parameter may be scaled to larger sizes in order to produce a ALU operations of higher register sizes.

```

1 // Code your testbench here
2 // or browse Examples
3 // 'timescale 1ns / 1ps
4
5 module testbench;
6
7     // Parameters
8     parameter BENCHWIDTH = 4 ;
9     //*****^ *****
10    //REGISTER SIZE PARAMETER!
11    //Scale to 4, 8, 16, 32 for extra credit criteria.
12
13    // Inputs
14    reg [BENCHWIDTH-1 : 0] a;
15    reg [BENCHWIDTH-1 : 0] b;
16    reg carryin;
17
18    // Outputs
19    wire [BENCHWIDTH-1 : 0] MSB_Product;
20    wire [BENCHWIDTH-1 : 0] LSB_Product;
21    wire [BENCHWIDTH-1 : 0] Quotient;
22    wire [BENCHWIDTH-1 : 0] Remainder;
23    wire [BENCHWIDTH-1 : 0] Difference;
24    wire CarryOut_Difference;
25    wire [BENCHWIDTH-1 : 0] Sum;
26    wire CarryOut_Sum;
27    wire [BENCHWIDTH-1 : 0] Shift_Subject;
28    wire [BENCHWIDTH-1 : 0] Shift_Overflow;
29
30    wire [BENCHWIDTH-1 : 0] AND_out;
31    wire [BENCHWIDTH-1 : 0] NAND_out;
32    wire [BENCHWIDTH-1 : 0] OR_out;
33    wire [BENCHWIDTH-1 : 0] NOR_out;
34    wire [BENCHWIDTH-1 : 0] XOR_out;

```



```

35 wire [BENCHWIDTH-1 : 0] XNOR_out;
36 wire [BENCHWIDTH-1 : 0] NOT_out;
37
38 multibit_AND #(.WIDTH(BENCHWIDTH)) and0 ( .a(a), .b(b), .out(AND_out) )
39 ;
40 multibit_NAND #(.WIDTH(BENCHWIDTH)) nand0 ( .a(a), .b(b), .out(NAND_out)
41 );
42 multibit_OR #(.WIDTH(BENCHWIDTH)) or0 ( .a(a), .b(b), .out(OR_out) );
43 multibit_NOR #(.WIDTH(BENCHWIDTH)) nor0 ( .a(a), .b(b), .out(NOR_out) )
44 ;
45 multibit_XOR #(.WIDTH(BENCHWIDTH)) xor0 ( .a(a), .b(b), .out(XOR_out) )
46 ;
47 multibit_XNOR #(.WIDTH(BENCHWIDTH)) xnor0 ( .a(a), .b(b), .out(XNOR_out)
48 );
49 multibit_NOT #(.WIDTH(BENCHWIDTH)) not0 ( .a(a), .out(NOT_out) )
50 ;
51
52 // Instantiate the modules
53
54 binaryMultiplier #(.WIDTH(BENCHWIDTH)) mult_inst (.a(a), .b(b), .MSB(
55 MSB_Product), .LSB(LSB_Product));
56
57 binaryDivider #(.WIDTH(BENCHWIDTH)) div_inst (.a(a), .b(b), .ans(
58 Quotient), .rem(Remainder));
59
60 binarySubtractor #(.WIDTH(BENCHWIDTH)) sub_inst (.a(a), .b(b), .carryin(
61 carryin), .out(Difference), .carryout(CarryOut_Difference));
62
63 binaryAdder #(.WIDTH(BENCHWIDTH)) add_inst (.a(a), .b(b), .carryin(
64 carryin), .out(Sum), .carryout(CarryOut_Sum));
65
66 multiShift #(.WIDTH(BENCHWIDTH)) shift_inst (.in(a), .control(b), .
67 outSubject(Shift_Subject), .outOverflow(Shift_Overflow));
68
69
70 // Stimulus
71
72 initial begin
73
74 // Dump waves to file to be read by wave viewer
75 $dumpfile("dump.vcd");
76 $dumpvars(1);
77
78 // Test vectors
79 a = 4'b0000;
80 b = 4'b1111;
81 carryin = 1'b0;
82 #1;

```

```
67     a = 4'b0101;  
68     b = 4'b0101;  
69     carryin = 1'b1;  
70     #1;  
71     a = 4'b0101;  
72     b = 4'b1010;  
73     carryin = 1'b0;  
74     #1;  
75     a = 4'b1010;  
76     b = 4'b1010;  
77     carryin = 1'b1;  
78     #1;  
79     a = 4'b0011;  
80     b = 4'b0110;  
81     carryin = 1'b0;  
82     #1;  
83     a = 4'b0011;  
84     b = 4'b1100;  
85     carryin = 1'b1;  
86     #40;  
87  
88     end  
89  
90 endmodule
```

3 Waveform Tests

In this section we will showcase the wave forms created using our test benches for each circuit we coded in Verilog. We used **EDAPlayground** and the **EPWave** generator to create these wave forms. Additionally, the Verilog circuit visualizer at digitaljs.tilk.eu was utilized for efficient testing of modules outside of the context of generating waveforms for this report.

3.1 Bit-Wise Logic Waveforms




Figure 1: AND Logic Module Waveforms




Figure 2: NAND Logic Module Waveforms




Figure 3: OR Logic Module Waveforms




Figure 4: XOR Logic Module Waveforms




Figure 5: XNOR Logic Module Waveforms




Figure 6: NOT Logic Module Waveforms

3.2 Arithmetic Waveforms

Figure 7: Addition Waveforms




Figure 8: Subtraction Waveforms




Figure 9: Multiplication Waveforms




Figure 10: Division Waveforms




Figure 11: Bitshifting Waveforms

4 Conclusion

In conclusion, we successfully created and tested the required multi-bit binary logic circuits and arithmetic integer operation modules using **EDAPlayground** and its waveform generation feature **EPWave Waveform Viewer**. Due to misunderstanding instructions, writing the code was challenging until the misunderstanding was clarified. The scale of this project has been greatly simplified in our minds, and we are now nailing down our solutions with the goal of going above and beyond as well as time permits for the final part of the project.