# PROJECT STEP 3

# TURING MACHINE

# **List of Group Members**

**Brandon Markham** 

**Paul Henson** 

Sam Arshad

**CS.3339** Computer Architecture

**Texas State University** 

### 1 Introduction

For this final step of the project, the Turing Machine group implemented, tested and integrated our Verilog code into one package. We used an online web editor and compiler called "EDA Playground". We implemented behavioral-level logic to accomplish these tasks, and used EDA Playground's waveform generator feature in order to visualize the waveform(s).

# 2 Verilog Modules

In this section, we were required to assemble each previously-created bitwise logic and arithmetic functions into a top-level ALU module. Each module presented below (outside of the final ALU module) are written and function the same as they did in the previous reports with one exception in the bitshifting operation, which is described in its subsection.

### 2.1 MultiBit AND

```
module multibit_AND

#(parameter WIDTH = 4) (

input [WIDTH-1 : 0] a, input [WIDTH-1 : 0] b,

output [WIDTH-1 : 0] out);

assign out = a & b;
endmodule
```

### 2.2 MultiBit NAND

```
module multibit_NAND

#(parameter WIDTH = 4) (

input [WIDTH-1 : 0] a, input [WIDTH-1 : 0] b,

output [WIDTH-1 : 0] out);

assign out = ~(a & b);

endmodule
```

#### 2.3 MultiBit OR

```
module multibit_OR

#(parameter WIDTH = 4) (

input [WIDTH-1 : 0] a, input [WIDTH-1 : 0] b,

output [WIDTH-1 : 0] out);

assign out = a | b;
```

```
6 endmodule
```

### 2.4 MultiBit NOR

```
module multibit_NOR

#(parameter WIDTH = 4) (

input [WIDTH-1 : 0] a, input [WIDTH-1 : 0] b,

output [WIDTH-1 : 0] out);

assign out = ~(a | b);

endmodule
```

## 2.5 MultiBit XOR

```
module multibit_XOR

#(parameter WIDTH = 4) (

input [WIDTH-1 : 0] a, input [WIDTH-1 : 0] b,

output [WIDTH-1 : 0] out);

assign out = a ^ b;
endmodule
```

### 2.6 MultiBit XNOR

```
module multibit_XNOR

#(parameter WIDTH = 4) (

input [WIDTH-1 : 0] a, input [WIDTH-1 : 0] b,

output [WIDTH-1 : 0] out);

assign out = a ~^ b;
endmodule
```

## 2.7 MultiBit NOT

```
module multibit_NOT

#(parameter WIDTH = 4) (

input [WIDTH-1 : 0] a,

output [WIDTH-1 : 0] out);

assign out = ~a;

endmodule
```

### 2.8 Binary Adder

```
module binaryAdder

#(parameter WIDTH = 4) (

input [WIDTH-1 : 0] a,

input [WIDTH-1 : 0] b,

input carryin,
```

```
output [WIDTH-1 : 0] out,
      output carryout );
8
    reg [WIDTH : 0] ans;
9
10
    always @(*) begin
11
12
      ans = a + b + carryin;
13
14
15
    end
16
    assign out = ans[WIDTH-1 : 0];
17
    assign carryout = ans[WIDTH];
20 endmodule
```

# 2.9 Binary Subtractor

```
module binarySubtractor
    #(parameter WIDTH = 4) (
      input [WIDTH-1 : 0] a,
      input [WIDTH-1 : 0] b,
      input carryin,
      output [WIDTH-1 : 0] out,
      output carryout );
    reg [WIDTH : 0] ans;
9
10
    always @(*) begin
11
12
      ans = {1'b1,a};
13
      ans = ans - b - carryin;
14
15
16
    end
    assign carryout = ~ans[WIDTH];
19
    assign out = ans[WIDTH-1 : 0];
22 endmodule
```

# 2.10 Binary Multiplier

```
module binaryMultiplier
```

```
#(parameter WIDTH = 4) (
      input [WIDTH-1 : 0] a,
      input [WIDTH-1 : 0] b,
      output [WIDTH-1 : 0] MSB,
      output [WIDTH-1 : 0] LSB );
    reg [(2*WIDTH)-1 : 0] ans;
0
    always @(*) begin
10
      ans = a * b;
12
13
14
    end
15
    assign LSB = ans[WIDTH-1 : 0];
    assign MSB = ans[(2*WIDTH)-1 : WIDTH];
18
19 endmodule
```

# 2.11 Binary Dividor

```
module binaryDivider
    #(parameter WIDTH = 4) (
      input [WIDTH-1 : 0] a,
      input [WIDTH-1 : 0] b,
      output reg [WIDTH-1 : 0] ans,
      output reg [WIDTH-1 : 0] rem );
    always @(*) begin
8
9
      ans = a / b;
10
     rem = a % b;
11
12
    end
13
15 endmodule
```

# 2.12 Multi Bit Shifter

Notable Version Change: Lines 22 and 36. The continuation criteria of two for loops were expanded from the previous version in order to create an upper ceiling on the number of loops that were possible to be requested by the control input.

```
module multiShift
```

```
#(parameter WIDTH = 4) (
      input [WIDTH-1 : 0] in,
      input [WIDTH-1 : 0] control,
      output reg [WIDTH-1 : 0] outSubject,
      output reg [WIDTH-1 : 0] outOverflow );
    reg [(2*WIDTH)-1 : 0] ans;
    wire dir = control[WIDTH-1]; // 1 <-- left ; right --> 0
10
    wire fill = control[0];
    wire [WIDTH-1 - 2 : 0] amt = control[WIDTH-1 - 1 : 1];
12
13
    integer i;
14
15
    always @(*) begin
      //$display("in = %b, control = %b, dir = %b, fill = %b, amt = %b", in,
     control, dir, fill, amt);
     if (dir) begin
18
        ans = in << amt;</pre>
19
        //$display("ans shifted = %b", ans);
20
        if(amt>0) begin
21
          for (i = 0; (i < amt) && (i < WIDTH*2); i = i+1) begin</pre>
            ans[i] = fill;
23
          end
        end
25
        //$display("ans filled = %b", ans);
26
        outSubject = ans[WIDTH-1 : 0];
27
        outOverflow = ans[(2*WIDTH)-1 : WIDTH];
28
      end
29
      else begin
30
        ans = in << WIDTH;
31
        //$display("ans before = %b", ans);
32
        ans = ans >> amt;
33
        //$display("ans shifted = %b", ans);
34
        if(amt>0) begin
35
          for(i = 0; (i < amt) && (i < WIDTH*2); i = i+1) begin</pre>
36
            ans[(2*WIDTH-1) - i] = fill;
37
          end
38
        end
        //$display("ans filled = %b", ans);
40
        outSubject = ans[(2*WIDTH)-1 : WIDTH];
41
        outOverflow = ans[WIDTH-1 : 0];
      end
```

### 3 ALU

The ALU module instantiates each of the modules shown above, and handles routing outputs from the operation selected via an input operation code (opcode).

```
1 module ALU
    #(parameter WIDTH = 4) (
      input [3:0] opcode,
      input [WIDTH-1 : 0] a,
      input [WIDTH-1 : 0] b,
      input carryin,
      output reg [WIDTH-1 : 0] out,
      output reg [WIDTH-1 : 0] extra );
    wire [WIDTH-1 : 0] and_out;
10
    wire [WIDTH-1 : 0] nand_out;
11
    wire [WIDTH-1 : 0] or_out;
12
    wire [WIDTH-1 : 0] nor_out;
13
    wire [WIDTH-1 : 0] xnor_out;
    wire [WIDTH-1 : 0] xor_out;
    wire [WIDTH-1 : 0] not_out;
16
17
    multibit_AND #(.WIDTH( WIDTH )) alu_AND (
18
     .a( a ),
19
      .b( b ),
      .out( and_out ));
    multibit_NAND #(.WIDTH( WIDTH )) alu_NAND (
22
      .a( a ),
23
      .b( b ),
24
      .out( nand_out ));
25
    multibit_OR #(.WIDTH( WIDTH )) alu_OR (
      .a( a ),
27
      .b( b ),
28
      .out( or_out ));
29
    multibit_NOR #(.WIDTH( WIDTH )) alu_NOR (
30
      .a(a),
31
      .b(b),
```

```
.out( nor_out ));
    multibit_XOR #(.WIDTH( WIDTH )) alu_XOR (
34
      .a( a ),
35
      .b( b ),
      .out( xor_out ));
37
    multibit_XNOR #(.WIDTH( WIDTH )) alu_XNOR (
38
      .a( a ),
      .b( b ),
40
      .out( xnor_out ));
41
    multibit_NOT #(.WIDTH( WIDTH )) alu_NOT (
      .a( a ),
43
     .out( not_out ));
44
46
    wire [WIDTH-1 : 0] add_out;
    wire [WIDTH-1 : 0] add_carryout;
    wire [WIDTH-1 : 0] sub_out;
    wire [WIDTH-1 : 0] sub_carryout;
    wire [WIDTH-1 : 0] mul_msb;
    wire [WIDTH-1 : 0] mul_lsb;
    wire [WIDTH-1 : 0] div_ans;
    wire [WIDTH-1 : 0] div_rem;
55
    binaryAdder #(.WIDTH( WIDTH )) alu_add (
56
      .a( a ),
57
      .b( b ),
58
      .carryin( carryin ),
59
      .out( add_out ),
      .carryout( add_carryout ));
61
    binarySubtractor #(.WIDTH( WIDTH )) alu_sub (
62
      .a( a ),
63
      .b( b ),
64
      .carryin( carryin ),
65
      .out( sub_out ),
      .carryout( sub_carryout ));
67
    binaryMultiplier #(.WIDTH( WIDTH )) alu_mul (
68
      .a(a),
      .b( b ),
70
      .MSB( mul_msb ),
      .LSB( mul_lsb ));
    binaryDivider #(.WIDTH( WIDTH )) alu_div (
73
      .a( a ),
      .b( b ),
```

```
.ans( div_ans ),
       .rem( div_rem ));
77
78
     wire [WIDTH-1 : 0] shf_sub;
     wire [WIDTH-1 : 0] shf_ovr;
80
     multiShift #(.WIDTH( WIDTH )) alu_shf (
81
       .in( a ),
82
       .control( b ),
83
       .outSubject( shf_sub ),
84
       .outOverflow( shf_ovr ));
86
87
     always_comb begin
88
89
       case(opcode)
90
         4'b0000 : out = and_out;
         4'b0001 : out = or_out;
92
         4'b0010 : out = nand_out;
93
         4'b0011 : out = nor_out;
94
         4'b0100 : out = xor_out;
95
         4'b0101 : out = xnor_out;
96
         4'b0110 : out = not_out;
         4'b0111 : begin
98
           out = add_out;
           extra = add_carryout;
         end
101
         4'b1000 : begin
102
           out = sub_out;
103
           extra = sub_carryout;
104
         end
105
         4'b1001 : begin
106
           out = mul_msb;
107
           extra = mul_lsb;
108
         end
109
         4'b1010 : begin
110
           out = div_ans;
111
112
           extra = div_rem;
         end
         4'b1011 : begin
          out = shf_sub;
115
           extra = shf_ovr;
116
117
         end
       endcase
118
```

```
119
120 end
121
122
123
124
125 endmodule
```

# 4 Verilog Testbench

The testbench was designed in such a way as to be able to test ALU modules with widths of multiples of 4, defined by a WIDTH parameter on line 2 of the testbench file. The tested variables used Verilog's replication operator in order to generate useful input commands of varying length.

In testing, the WIDTH parameter was scaled to values 4, 8, 16, and 32 in order to test higher ALU register sizes.

```
module testbench
    #(parameter WIDTH = 32);
    reg [3:0] opcode;
    reg [WIDTH-1 : 0] a;
    reg [WIDTH-1 : 0] b;
    reg carryin;
    reg [WIDTH-1 : 0] out;
9
    reg [WIDTH-1 : 0] extra;
11
    ALU #(.WIDTH( WIDTH )) alu (
12
      .opcode( opcode ),
13
      .a( a ),
14
      .b( b ),
15
      .carryin( carryin ),
      .out( out ),
17
      .extra( extra ));
18
    integer i;
20
21
    initial begin
22
23
24
      // Dump waves to file to be read by wave viewer
      $dumpfile("dump.vcd");
25
```

```
$dumpvars(1);
27
28
       for(i = 0; i < 12; i += 1) begin</pre>
29
         opcode = i;
30
         a = {WIDTH/4{4'b1010}};
31
         b = \{WIDTH/4\{4, b0101\}\};
32
         carryin = 0;
33
         #1;
34
         a = \{WIDTH/4\{4'b0110\}\};
35
         b = {WIDTH/4{4'b0110}};
36
         carryin = 1;
37
         #1;
39
       end
40
41
42
43
     \verb"end"
44
45 endmodule
```

## 5 Waveform Test

Shown below are the output waveform tables generated by testing.

Opcode interpretations and "extra" output signal labels have been added to each waveform table image for ease of interpretation.

### **5.0.1 GATES**



Figure 1: 4-bit wide bitwise logic functions.

### 5.0.2 OPERATIONS



Figure 2: 4-bit wide arithmetic operations.

### 5.1 Extra Credit: Higher-Width Register Waveforms

## **5.1.1 8, 16, 32 bit Gates and Operations**

Higher-width register testing waveforms shown below have signal values listed in hexadecimal to accommodate reasonable viewing.

		0, , ,		2,000		4,000		6,000		000,8		10,000		12,000	
opcode[3:0]	Ь	o <u>Al</u>	1D	<u>or</u>		2 NA	ND	3 NO	R .	4 <u>XO</u>	3	S XNO	<u>DR</u>	6 NOT	
a[7:0]	66	aa	66	aa	66	aa	66	aa	66	aa	66	aa	66	aa	66
b[7:0]	66	55	66	55	66	55	66	55	66	55	66	55	66	55	66
carryin															
out[7:0]		0	66	ff	66	ff	99	0	99	ff	(0		ff	55	99
extra[7:0]	0	XX													

Figure 3: 8-bit wide bitwise logic functions.




Figure 4: 8-bit wide arithmetic operations.

		0, , , ,		2,000	1111	4,000		6,000		000,8		10,000		12,000	1111
opcode[3:0] b		o AN	<u>D</u>	ı <u>or</u>		2 NAN	<u>VD</u>	3 NO	<u>R</u>	4 XOF	3	5 XNC	R	6 NOT	
a[15:0] 666	ı	aaaa	6666	aaaa	6666	aaaa	6666	aaaa	6666	aaaa	6666	aaaa	6666	aaaa	6666
b[15:0] 666		5555	6666	5555	6666	5555	6666	5555	6666	5555	6666	5555	6666	5555	6666
carryin 1															
out[15:0] 0		0	6666	ffff	6666	ffff	9999	0	9999	ffff	0		ffff	5555	9999
extra[15:0] 0		XXXX													

Figure 5: 16-bit wide bitwise logic functions.

	14,000		16,000		18,000		20,000		22,000	1111
opcode[3:0] b	7 ADD		SUB	TRACT	MUL	TIPLY	a DIVID	Œ	6 SHIF	I
a[15:0] 666	aaaa	6666	aaaa	6666	aaaa	6666	aaaa	6666	aaaa	6666
b[15:0] 666	5555	6666	5555	6666	5555	6666	5555	6666	5555	6666
carryin 1										
out[15:0] 0	ffff	cccd	5555	ffff	38e3	28f5	2	1	ffff	D .
extra[15:0] 0	ZZZz		ZZZZ	ZZZZ	1c72	70a4	0		ffff	D .
	CARRYOUT				MSB/LSB		ANSWER/REM_		SUBJ/OVERFLOW	

Figure 6: 16-bit wide arithmetic operations.

	0		2,000		4,000		6,000	
opcode[3:0] 5	o AND		1 <u>OR</u>		2 NAND		3 NOR	
a[31:0] aaa	aaaa_aaaa	6666_6666	aaaa_aaaa	6666_6666	aaaa_aaaa	6666_6666	aaaa_aaaa	6666_6666
b[31:0] 555	5555_5555	6666_6666	5555_5555	6666_6666	5555_5555	6666_6666	5555_5555	6666_6666
carryin 0								
out[31:0] 0	0	6666_6666	ffff_ffff	6666_6666	ffff_ffff	9999_9999	0	9999_9999
extra[31:0] XXX	XXXX_XXXX							

Figure 7: 32-bit wide bitwise logic functions, table 1 of 2.



Figure 8: 32-bit wide bitwise logic functions, table 2 of 2.

		14,000	15,000	16,000	17,000
opcode[3:0]	5	7		8	
a[31:0] a	aaa	aaaa_aaaa	6666_6666	aaaa_aaaa	6666_6666
b[31:0] 9	555	5555_5555	6666_6666	5555_5555	6666_6666
carryin					
out[31:0]		TTTT_TTTT	cccc_cccd	5555_5555	rrrr_rrrr
extra[31:0])	œχ	7222_2222		7777_7772	7777_7772
		CARRYOUT			

Figure 9: 32-bit wide arithmetic operations, table 1 of 2. Add and Subtract operations shown in order.

		18,000	19,000	20,000	21,000	22,000	23,000	
opcode[3:0]	5	9		a		b		
a[31:0] a	iaa	aaaa_aaaa	6666_6666	aaaa_aaaa	6666_6666	aaaa_aaaa	6666_6666	
b[31:0] 5	55	5555_5555	6666_6666	5555_5555	6666_6666	5555_5555	6666_6666	
carryin								
out[31:0]		38e3_8e38	28f5_c28f	2	1	rrrr_rrrr	0	
extra[31:0] >	œχ	71c7_1c72	a3d_70a4	0		rrrr_rrrr	0	
		MSB/LSB		ANSWER/REM		SUBJ/OVERFLOW		

Figure 10: 32-bit wide arithmetic operations, table 2 of 2. Multiply, Divide, and Bitshift operations shown in order.

### 6 Conclusion

This final segment of the project required very little extra overhead in terms of learning and work as compared to the previous two parts. The testbench was, by now, a familiar format that required only one novel technique in the form of parametrizable variable generation via the replication operator.

Notably, Verilog's switch (case) statement was implemented for the first time in this project inside of the ALU module. Otherwise, only one small adjustment was required between the previously created modules.

The majority of the group's effort for this section was in compiling and verifying the outputs of each test case rather than in learning and writing code, which is nonetheless likely representative of many real-world tasks we may encounter in the future.

As closing notes for the entirety of this project, the members of our group have gained a valuable understanding of both a hardware descriptive language and an advanced markup document-creation language, have gained a sense for the amount of work that must be put in to learn new languages without actively guidance, and have learned a lesson about fully exploring the confines of an assignment and requesting clarification before misguidedly reinventing the wheel.