# PROJECT STEP 2

# THE TURING MACHINE

# **List of Group Members**

**Brandon Markham** 

**Paul Henson** 

Sam Arshad

**CS.3339** Computer Architecture

**Texas State University** 

#### 1 Introduction

For the second section of the project, the group produced Verilog code to generate arithmetic logic unit (ALU) functions of variable bit widths. Several operations were implemented including bit-wise logic, integer arithmetic, and bit shifting.

# 2 Verilog Code

In this section, each operation's Verilog code will be shown and explained. Afterward, the code utilized to test the operations will be shown and explained.

**NOTE:** Each module includes a parameter **WIDTH** that determines the number of bits in the input and output vectors. By specifying different values for **WIDTH**, these modules may be instantiated with different numbers of input/output bits.

# 2.1 Bit-Wise Logic Modules

Each multi-bit gate module performs a bit-wise logic operation upon two input vectors 'a' and 'b' of length **WIDTH** and returns the result of that operation through its output wire 'out'.

## 2.1.1 Multi-Bit AND Module

```
module multibit_AND

#(parameter WIDTH = 4) (

input [WIDTH-1 : 0] a, input [WIDTH-1 : 0] b,

output [WIDTH-1 : 0] out);

assign out = a & b;

endmodule
```

#### 2.1.2 Multi-Bit NAND Module

```
module multibit_NAND

#(parameter WIDTH = 4) (

input [WIDTH-1 : 0] a, input [WIDTH-1 : 0] b,

output [WIDTH-1 : 0] out);

assign out = ~(a & b);
endmodule
```

### 2.1.3 Multi-Bit OR Module

```
module multibit_OR

#(parameter WIDTH = 4) (

input [WIDTH-1 : 0] a, input [WIDTH-1 : 0] b,

output [WIDTH-1 : 0] out);

assign out = a | b;
endmodule
```

#### 2.1.4 Multi-Bit NOR Module

```
module multibit_NOR

#(parameter WIDTH = 4) (

input [WIDTH-1 : 0] a, input [WIDTH-1 : 0] b,

output [WIDTH-1 : 0] out);

assign out = ~(a | b);
endmodule
```

#### 2.1.5 Multi-Bit XOR Module

```
module multibit_XOR

#(parameter WIDTH = 4) (

input [WIDTH-1 : 0] a, input [WIDTH-1 : 0] b,

output [WIDTH-1 : 0] out);

assign out = a ^ b;
endmodule
```

#### 2.1.6 Multi-Bit XNOR Module

```
module multibit_XNOR

#(parameter WIDTH = 4) (

input [WIDTH-1 : 0] a, input [WIDTH-1 : 0] b,

output [WIDTH-1 : 0] out);

assign out = a ~ b;
endmodule
```

### 2.1.7 Multi-Bit NOT Module

```
module multibit_NOT

#(parameter WIDTH = 4) (

input [WIDTH-1 : 0] a,

output [WIDTH-1 : 0] out);

assign out = ~a;

endmodule
```

### 2.2 Integer Arithmetic Operations

**NOTE:** Operations inside these modules are performed in "always" blocks which valuate and update the outputs based on the inputs every time an input changes value. The "assign" statements are used to assign the final logic to each output wire.

### 2.2.1 Binary Multiplier

The **binaryMultiplier** module multiplies together two binary numbers provided by inputs **a** and **b**. The output of this multiplication takes the form of a binary number of twice the length of the original inputs, split between its most significant bits and least significant bits across two output wires, **MSB** and **LSB**.

```
module binaryMultiplier
    #(parameter WIDTH = 4) (
      input [WIDTH-1 : 0] a,
      input [WIDTH-1 : 0] b,
      output [WIDTH-1 : 0] MSB,
      output [WIDTH-1 : 0] LSB );
    reg [(2*WIDTH)-1 : 0] ans;
8
    always @(*) begin
10
11
      ans = a * b;
12
13
14
15
    assign LSB = ans[WIDTH-1 : 0];
16
    assign MSB = ans[(2*WIDTH)-1 : WIDTH];
18
19 endmodule
```

#### 2.2.2 Binary Adder

The **binaryAdder** module performs binary addition. It takes two multi-bit inputs **a** and **b** along with a **carryin** input and produces two outputs: a multi-bit output labelled **out** & **carryout**.

```
module binaryAdder
#(parameter WIDTH = 4) (
input [WIDTH-1: 0] a,
```

```
input [WIDTH-1 : 0] b,
      input carryin,
      output [WIDTH-1 : 0] out,
      output carryout );
    reg [WIDTH : 0] ans;
9
10
    always @(*) begin
11
12
13
      ans = a + b + carryin;
14
15
    end
    assign out = ans[WIDTH-1 : 0];
17
    assign carryout = ans[WIDTH];
18
20 endmodule
```

# 2.2.3 Binary Subtractor

The **binarySubtractor** module performs binary subtraction. It takes two multi-bit inputs **a** and **b** along with a **carryin** input to be used in the case of a borrow bit being necessary when running multiple subtractors in parallel. It produces two outputs: a multi-bit output labelled **out** & **carryout**.

```
2 module binarySubtractor
    #(parameter WIDTH = 4) (
      input [WIDTH-1 : 0] a,
      input [WIDTH-1 : 0] b,
      input carryin,
      output [WIDTH-1 : 0] out,
      output carryout );
9
    reg [WIDTH : 0] ans;
10
11
    always @(*) begin
12
13
      ans = \{1, b1, a\};
14
      ans = ans - b - carryin;
15
16
17
    end
18
```

```
19
20  assign carryout = ~ans[WIDTH];
21  assign out = ans[WIDTH-1 : 0];
22
23 endmodule
```

### 2.2.4 Binary Divider

The **binaryDivision** module performs binary division. It takes two multi-bit inputs **a** (dividend) & **b** (divisor). It produces two outputs, the whole number quotient and the remainder as seen with the output labels **ans** & **rem**.

#### 2.2.5 Bit Shifter

The **multiShift** module performs a multi-bit shifting operation. It takes two input **in** and **control**. It produces two multi-bit **outSubject** (the shifted subject) & **outOverflow** (the bits that overflow during shifting).

For convenient switching of outputs based on shift direction, the outputs of this module are of type 'reg' so as to be dynamically assigned inside the **''always''** block.

```
module multiShift

#(parameter WIDTH = 4) (

input [WIDTH-1 : 0] in,

input [WIDTH-1 : 0] control,

output reg [WIDTH-1 : 0] outSubject,

output reg [WIDTH-1 : 0] outOverflow);
```

```
reg [(2*WIDTH)-1 : 0] ans;
9
    wire dir = control[WIDTH-1]; // 1 <-- left ; right --> 0
    wire fill = control[0];
    wire [WIDTH-1 - 2 : 0] amt = control[WIDTH-1 - 1 : 1];
12
13
    integer i;
14
15
    always @(*) begin
16
     if (dir) begin
        ans = in << amt;</pre>
18
        if(amt>0) begin
19
          for (i = 0; i < amt; i = i+1) begin</pre>
            ans[i] = fill;
21
          end
22
        end
23
        outSubject = ans[WIDTH-1 : 0];
24
        outOverflow = ans[(2*WIDTH)-1 : WIDTH];
25
      end
      else begin
27
       ans = in << WIDTH;
28
        ans = ans >> amt;
        if(amt>0) begin
30
          for(i = 0; i < amt; i = i+1) begin</pre>
31
             ans[(2*WIDTH-1) - i] = fill;
32
           end
33
         end
        outSubject = ans[(2*WIDTH)-1 : WIDTH];
35
        outOverflow = ans[WIDTH-1 : 0];
36
      end
37
38
    end
39
42 endmodule
```

#### 2.3 Testbench File

This testbench code instantiates each type of operation module and applies a number of different input cases to each. This testbench was used to produce the waveforms show later on in this report.

While the examples shown in this report use a 4-bit register width, each module was written with scalability in mind. The 'BENCHWIDTH' parameter may be scaled to larger sizes in order to produce a ALU operations of higher register sizes.

```
1 // Code your testbench here
2 // or browse Examples
3 // 'timescale 1ns / 1ps
5 module testbench;
   // Parameters
   parameter BENCHWIDTH = 4 ;
    //*******************
10 //REGISTER SIZE PARAMETER!
//Scale to 4, 8, 16, 32 for extra credit criteria.
12
    // Inputs
   reg [BENCHWIDTH-1 : 0] a;
   reg [BENCHWIDTH-1 : 0] b;
15
    reg carryin;
17
    // Outputs
18
    wire [BENCHWIDTH-1 : 0] MSB_Product;
    wire [BENCHWIDTH-1 : 0] LSB_Product;
20
    wire [BENCHWIDTH-1 : 0] Quotient;
    wire [BENCHWIDTH-1 : 0] Remainder;
    wire [BENCHWIDTH-1 : 0] Difference;
23
    wire CarryOut_Difference;
24
        [BENCHWIDTH-1 : 0] Sum;
    wire
    wire CarryOut_Sum;
    wire [BENCHWIDTH-1 : 0] Shift_Subject;
         [BENCHWIDTH-1 : 0] Shift_Overflow;
    wire
    wire [BENCHWIDTH-1 : 0] AND_out;
30
    wire [BENCHWIDTH-1 : 0] NAND_out;
    wire [BENCHWIDTH-1 : 0] OR_out;
32
    wire [BENCHWIDTH-1: 0] NOR_out;
    wire [BENCHWIDTH-1 : 0] XOR_out;
```

```
wire [BENCHWIDTH-1 : 0] XNOR_out;
    wire [BENCHWIDTH-1: 0] NOT_out;
37
    multibit_AND #(.WIDTH(BENCHWIDTH)) andO ( .a(a), .b(b), .out(AND_out) )
    multibit_NAND #(.WIDTH(BENCHWIDTH)) nand0 ( .a(a), .b(b), .out(NAND_out)
       );
    multibit_OR #(.WIDTH(BENCHWIDTH)) orO ( .a(a), .b(b), .out(OR_out) );
    multibit_NOR #(.WIDTH(BENCHWIDTH)) norO ( .a(a), .b(b), .out(NOR_out) )
41
    multibit_XOR #(.WIDTH(BENCHWIDTH)) xor0 ( .a(a), .b(b), .out(XOR_out) )
42
    multibit_XNOR #(.WIDTH(BENCHWIDTH)) xnor0 ( .a(a), .b(b), .out(XNOR_out)
       );
    multibit_NOT #(.WIDTH(BENCHWIDTH)) not0 ( .a(a), .out(NOT_out) )
45
    // Instantiate the modules
    binaryMultiplier #(.WIDTH(BENCHWIDTH)) mult_inst (.a(a), .b(b), .MSB(
     MSB_Product), .LSB(LSB_Product));
    binaryDivider
                   #(.WIDTH(BENCHWIDTH)) div_inst (.a(a), .b(b), .ans(
     Quotient), .rem(Remainder));
   binarySubtractor #(.WIDTH(BENCHWIDTH)) sub_inst (.a(a), .b(b), .carryin
     (carryin), .out(Difference), .carryout(CarryOut_Difference));
                 #(.WIDTH(BENCHWIDTH)) add_inst (.a(a), .b(b), .carryin(
    binaryAdder
     carryin), .out(Sum), .carryout(CarryOut_Sum));
                  #(.WIDTH(BENCHWIDTH)) shift_inst (.in(a), .control(b), .
    multiShift
     outSubject(Shift_Subject), .outOverflow(Shift_Overflow));
52
53
54
    // Stimulus
55
    initial begin
      // Dump waves to file to be read by wave viewer
58
      $dumpfile("dump.vcd");
59
      $dumpvars(1);
61
      // Test vectors
      a = 4, b0000;
63
      b = 4'b1111;
64
      carryin = 1,b0;
65
      #1;
```

```
a = 4, b0101;
      b = 4, b0101;
68
      carryin = 1'b1;
69
      #1;
     a = 4, b0101;
71
      b = 4, b1010;
72
      carryin = 1'b0;
73
      #1;
74
      a = 4, b1010;
75
      b = 4, b1010;
      carryin = 1'b1;
77
      #1;
78
     a = 4, b0011;
      b = 4, b0110;
80
      carryin = 1,b0;
81
      #1;
     a = 4, b0011;
83
     b = 4, b1100;
     carryin = 1'b1;
     #40;
86
87
    end
88
90 endmodule
```

### 3 Waveform Tests

In this section we will showcase the wave forms created using our test benches for each circuit we coded in Verilog. We used **EDAPlayground** and the **EPWave** generator to create these wave forms. Additionally, the Verilog circuit visualizer at digitaljs.tilk.eu was utilized for efficient testing of modules outside of the context of generating waveforms for this report.

# 3.1 Bit-Wise Logic Waveforms




Figure 1: AND Logic Module Waveforms




Figure 2: NAND Logic Module Waveforms




Figure 3: OR Logic Module Waveforms




Figure 4: XOR Logic Module Waveforms




Figure 5: XNOR Logic Module Waveforms




Figure 6: NOT Logic Module Waveforms

# 3.2 Arithmetic Waveforms

Figure 7: Addition Waveforms




Figure 8: Subtraction Waveforms




Figure 9: Multiplication Waveforms




Figure 10: Division Waveforms




Figure 11: Bitshifting Waveforms

# 4 Conclusion

In conclusion, we successfully created and tested the required multi-bit binary logic circuits and arithmetic integer operation modules using **EDAPlayground** and its waveform generation feature **EPWave Waveform Viewer**. Due to misunderstanding instructions, writing the code was challenging until the misunderstanding was clarified. The scale of this project has been greatly simplified in our minds, and we are now nailing down our solutions with the goal of going above and beyond as well as time permits for the final part of the project.