

8-bit Full Adder Using NAND-Based Carry Look-Ahead Architecture

Project Task

- An 8-bit full adder
- Adds two 8-bit inputs plus a carry-in
- Outputs an 8-bit sum and a final carry-out
- Verified with LTSpice simulations and Microwind layout

	A7	A6	A5	A4	A3	A2	A1	A0	B7	B6	B5	B4	B3	B2	B1	B0	S7	S6	S5	S4	S3	S2	S1	S0
65K Rows	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0	0
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	1	1	0
	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0	0	0
	⋮								⋮								⋮							
	0	0	0	0	1	1	1	1	0	0	0	0	0	1	0	1	0	0	0	1	0	1	0	0
	0	0	0	0	1	1	1	1	0	0	0	0	0	1	1	0	0	0	0	1	0	1	0	1
	0	0	0	0	1	1	1	1	0	0	0	0	0	1	1	1	0	0	0	1	0	1	1	0
	0	0	0	0	1	1	1	1	0	0	0	0	1	0	0	0	0	0	0	1	0	1	1	1
	⋮								⋮								⋮							
	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1	0	0
	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1	0	1
	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0

Image 1: 8-bit full adder truth table [1]

Team Members: John Gellerup, Brandon Markham, and Cassidy Miskovitz

Introduction

Goal: Design a high-speed digital adder that improves performance over traditional approaches.

Problem with RCA: Ripple Carry Adders suffer from sequential carry propagation, which slows down computation as bit-width increases

Our Solution: Implement a Carry Look-Ahead Adder (CLA) that calculates carries in parallel.

Key Constraint: Build the entire system using only NAND gates, demonstrating their universality and enabling a uniform, reusable layout structure




Image 2: Circuit layout for a carry lookahead adder. [2]

1-bit Full Adder Basics

Function of a full adder:

- **Inputs:** A, B, and Carry-In (C_{in})
- **Outputs:** Sum and Carry-Out

Logic break down:

- **Sum Logic:** XOR of A, B, and C_{in} .
- **Carry Logic:** Combination of AND and OR gates.

- **Our Design:**
Implemented entirely
using **NAND gates**





Image 3: Full Adder Circuit. [3]

Why NAND-Only Implementation?



Pros	Cons
Standardized layout: Same basic gate shape and size	More gates needed compared to using mixed gates
Simplifies fabrication: Easier for uniform VLSI cell libraries	Increased power consumption (due to more transistors switching)
Compact design: Easier to fit into tight layouts	Could cause slightly slower individual gates (more stages for XOR, etc.)

Image 6: Nand Gate Conversion [6]

Ripple Carry Adder (RCA)

Simple Structure: Chains 1-bit full adders sequentially.
(bit-by-bit)

Each carry-out feeds into the next adder's
carry-in




Image 4: Block diagram of 4-bit Ripple Carry Adder [4]

Delay increases **linearly** with the number of bits.

Carry Skip Adder (CSA)


Each block has:

- **Full adders** for sum and carry
- **AND gates** to check propagate condition
- **OR gate** for skip logic
- **Skip Logic**: If all bits propagate, the carry skips the block.

CSA improves over Ripple Carry by skipping over blocks, but it still involves some serial computation.

Delay depends on:

- Time to compute block propagate (AND gate chain)
- Time to skip vs. ripple through the block



Carry Look Ahead Adder (CLA)

Computes carries **in parallel** using **Generate (G)** and **Propagate (P)** signals




Image 5: Block diagram of 4-bit Carry Look Ahead Adder [5]

Carry values predicted early instead of waiting stage-by-stage

Removes cumulative delay seen in Ripple Carry Adders. As early as the mid 1800's, Charles Babbage realized propagation delay would be a problem in RCA circuits

First Modern CLA Patent Filed by IBM in 1957

CLA Mathematics (Simple Form)

Generate signal (G_i)
Creates a carry bit
when... $G_i = A_i * B_i$

Propagate signal (P_i)
Passes along an
incoming carry
when... $P_i = A_i \oplus B_i$

Carry-out equation
All carries computed in
parallel
 $C_{i+1} = G_i + (P_i * C_i)$

CLA Truth Table

A	B	C in	G	P	S
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	0	1
0	1	1	1	0	0
1	0	0	0	0	1
1	0	1	1	0	0
1	1	0	1	1	0
1	1	1	1	1	1

Image 6: Truth Table for Carry Look Ahead Adder

$$\text{Final Sum } S_i = P_i \oplus C_i = A_i \oplus B_i \oplus C_i$$

CLA Block Structure

8-bit CLA divided into **two 4-bit CLA blocks....Why?**




Image 7: Block diagram of two 4-bit Carry Look Ahead Adders making an 8-bit adder

- Simplifies design, simulation, and physical layout
- Enables reuse of logic

LTSpice Gate-Level Simulation



Bit	Delay (s)	Delay (ns)
S1	2.48E-09	2.48
S2	2.48E-09	2.48
S3	2.48E-09	2.48
S4	2.48E-09	2.48
S5	2.48E-09	2.48
S6	2.48E-09	2.48
S7	2.48E-09	2.48

- Consistent delays across all sum (S_0 – S_7) and carry (C_1 – C_7) outputs.

- Measured using .meas TRAN in LTSpice simulations.



- Uniform delay confirms balanced logic.

Bit	Delay (s)	Delay (ns)
C1	2.48E-09	2.48
C2	2.48E-09	2.48
C3	2.48E-09	2.48
C4	2.48E-09	2.48
C5	2.48E-09	2.48
C6	2.48E-09	2.48
C7	2.48E-09	2.48



LTSpice Transistor-Level Simulation

Sum Bit	Measured Delay (ns)	Carry Bit	Delay (ns)
S ₀	1.74 ns	C ₁	1.31 ns
S ₁	1.78 ns	C ₂	1.94 ns
S ₂	1.76 ns	C ₃	2.06 ns
S ₃	1.73 ns	C ₄	1.96 ns
S ₄	1.73 ns	C ₅	2.00 ns
S ₅	1.76 ns	C ₆	2.00 ns
S ₆	1.73 ns	C ₇	2.00 ns




Delay variation across bits was observed:

- Carry outputs ranged from ~1.23 ns (C₁) to ~2.06 ns (C₆),
- Sum delays stayed between ~1.73–1.78 ns.
- Variation is due to gate loading and fanout differences,


Microwind Layout – Full Adder

- Two 2 input XOR gates converted to NAND.
- Used in each stage
- Optimized for layout efficiency




Microwind Layout


- Reused standard cell layouts from previous labs for modularity and consistency.
- Flipped Stages to reuse power rails; Mirrored and flipped the first block to create second block
- DRC clean!
- 6 layers of metal




Microwind Layout – Stages



- First 4 bits make up first block of CLA, next 4 bits make up second block
- Starts at the top left and moves in a "U" pattern to end at top right



Microwind Post-Layout Simulation



- Expected results
- Average delay from input to sum out of: 42ps
- Sum out are all available at the same time; demonstrates advantage of CLA

Analysis & Key Takeaways

Microwind CLA:

- lower delays reflect an efficient and compact **physical layout**

Gate-level CLA:

- Uniform delay due to symmetrical logic and balanced fanout.

Transistor-level CLA:

- Delay variations from internal parasitics

Metric	Gate-Level CLA (20 fF)	Transistor-Level CLA (20 fF)	Microwind Level CLA (15fF)
Sum Delay (avg)	2.48 ns	~1.75 ns	42ps
Carry Delay (avg)	2.48 ns	~1.92 ns	58ps

Conclusion & Future Work

Conclusion:

- Accomplished goals and met all requirements
- Successfully implemented 8 bit Carry Look Ahead Adder in an area-optimized layout


Main Challenges:

- Gate count: ~125 gates; ~500 transistors
- Layout complexity
- Carry logic requires some long traces


Future:

- Reduce parasitic capacitance from long traces to improve performance
- Attempt improved CLA such as Kogge-Stone adder or Brent-Kung Adder - types of parallel-prefix CLA that allows less delay. [7]

64 Bit CLA Adder



Questions & Comments



References

- [1] Real Digital, "Carry Lookahead Adders," RealDigital.org. [Online]. Available: <https://www.realdigital.org/doc/9eca319eb242a07d31574667ef02360a>. [Accessed: 26-Apr-2025].
- [2] PrepBytes, "Carry Look Ahead Adder," PrepBytes.com, 2022. [Online]. Available: <https://www.prepbytes.com/blog/computer-network/carry-look-ahead-adder/>. [Accessed: 26-Apr-2025].
- [3] Ø. Holmeide, "Full Adder," Build-Electronic-Circuits.com. [Online]. Available: <https://www.build-electronic-circuits.com/full-adder/>. [Accessed: 26-Apr-2025].
- [4] Virtual Labs, IIT Kharagpur, "Implementation of Adder Circuits," vlabs.iitkgp.ernet.in. [Online]. Available: <http://vlabs.iitkgp.ernet.in/coa/exp1/index.html>. [Accessed: 26-Apr-2025].
- [5] Virtual Labs, IIT Kharagpur, "Carry Lookahead Adder," vlabs.iitkgp.ac.in. [Online]. Available: <http://vlabs.iitkgp.ac.in/coa/exp2/content.html>. [Accessed: 26-Apr-2025].
- [6] user207421, "I am trying to implement a function using only NAND gates," *Electronics Stack Exchange*, 2022. [Online]. Available: <https://electronics.stackexchange.com/questions/588189/i-am-trying-to-implement-a-function-using-only-nand-gates>. [Accessed: 26-Apr-2025].
- [7] Kogge-stone adder," *Computer Science Wiki*. https://computersciencewiki.org/index.php/Kogge-stone_adder (accessed Apr. 30, 2025).