

Lab 2: Static Random-Access Memory (SRAM)

Brandon Chin

CSC343 - Instructor: Prof. Izidor Gertner

3/16/2015

Objective

We must design a static random-access memory chip (SRAM) using D-Latches. The SRAM chip must be able to store 4-bit strings of information at any of its 16 address locations (16x4 SRAM). We must then display the contents of our memory device in the 7-segment HEX displays on the DE2 Circuit Board.

Functionality and Specifications

An SRAM device is composed of multiple address locations which can each store strings of information. There are two operations that the SRAM can perform, read and write. We can first specify the address location, then we can choose to write to the address (this will overwrite any existing information that may have previously been stored at the location), or we can read from the location (this will display the contents of the address through the 7-segment HEX display on the DE2 Board).

In order to design the SRAM, a few components must be designed first:

Latches: A very basic storage element which can maintain a binary state until it is signaled to change states. Latches store one bit of information at a time and are classified as level-triggered, meaning the outputs respond to the inputs only during the period that the clock, or enable, is on a particular level, high or low.

Flip-flops: Another storage element which can store one bit of information at a time and can maintain this binary state until it is signaled to change. However, instead of being level-triggered, flip-flops are considered edge-triggered, meaning the outputs respond to the inputs at the moment the clock, or enable, transitions from one state to another.

- Positive Edge-Triggered - Data is read on the rising edge of the clock/enable (transition from 0 to 1).
- Negative Edge-Triggered - Data is read on the falling edge of the clock/enable (transition from 1 to 0).

Registers: Another storage element which is usually composed of several other storage elements (typically flip-flops) and can store multiple bits of information at a time (a register of n number of flip-flops can store n number of bits).

Component: SR-Latch

```

1  LIBRARY IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity SR_Latch is
5  port( S, R      : in STD_LOGIC;
6        Q, notQ : buffer STD_LOGIC );
7  end SR_Latch;
8
9  architecture arch of SR_Latch is
10 begin
11     Q <= (R NOR notQ);
12     notQ <= (S NOR Q);
13 end arch;

```

(SR_Latch.vhdl)

An SR-Latch is composed of two inputs S and R, or Set and Reset respectively, and two outputs, Q and its complement Q'. There are two NOR gates used, and the output of one is redirected back into the input of the other. This is called **feedback** and is how the SR-Latch is able to retain memory.

S	R	Q	Q'	State
1	0	1	0	Set
0	0	1	0	Set
0	1	0	1	Reset
0	0	0	1	Reset
1	1	0	0	Undefined

(SR-Latch Logic Table)

Component: Control SR-Latch

```

1  LIBRARY IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity Control_SR_Latch is
5  port( S, R, C      : in STD_LOGIC;
6        Q, notQ      : buffer STD_LOGIC );
7  end Control_SR_Latch;
8
9  architecture arch of Control_SR_Latch is
10
11      signal set, reset : std_logic;      -- S and R values
12
13  begin
14      set <= (S NAND C);
15      reset <= (R NAND C);
16
17      Q <= (set NAND notQ);
18      notQ <= (reset NAND Q);
19
20  end arch;
```

(Control_SR_Latch.vhdl)

Similar to the SR-Latch, but the control SR-Latch includes NAND gates, as opposed to NOR, and a control input C. The latch will only respond when C is 1, otherwise there will be no change, regardless of the values of S and R.

C	S	R	State
0	X	X	No Change
1	0	0	No Change
1	0	1	Reset (Q=0)
1	1	0	Set (Q=1)
1	1	1	Undefined

(Control SR-Latch Logic Table)

Component: D-Latch

```

1  LIBRARY IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity D_Latch is
5  port( D, C      : in STD_LOGIC;
6        Q, notQ   : buffer STD_LOGIC );
7  end D_Latch;
8
9  architecture arch of D_Latch is
10
11      signal set, reset : std_logic;      -- S and R values
12
13  begin
14      set <= (not D NAND C);
15      reset <= (D NAND C);
16
17      Q <= (reset NAND notQ);
18      notQ <= (set NAND Q);
19
20  end arch;
```

(D_Latch.vhdl)

The D-Latch eliminates the unwanted possibility of having S and R equal to 1 at the same time, thus preventing its undefined state. This is done so by replacing S and R with D, and simply passing D through one gate, and negating D through the other.

C	D	State
0	X	No Change
1	0	Reset (Q=0)
1	1	Set (Q=1)

(D-Latch Logic Table)

Component: Master-Slave D-Flip-flop

```
1  LIBRARY IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity Master_Slave_DFF is
5  port( Data, Clk      : in STD_LOGIC;
6        Q, notQ       : out STD_LOGIC);
7  end Master_Slave_DFF;
8
9  architecture arch of Master_Slave_DFF is
10
11     component D_Latch          -- D_Latch component
12     port ( D, C      : in std_logic;
13            Q, notQ   : buffer std_logic);
14     end component;
15
16     signal Inter, notInter : std_logic;      -- intermediate values,
17                                              -- between master and slave
18
19     begin
20         Master: D_Latch port map(Data, Clk, Inter, notInter);
21         Slave : D_Latch port map(Inter, (not Clk), Q, notQ);
22     end arch;
```

(Master_Slave_DFF.vhdl)

Composed of two D-latches connected in sequence. The output of the first latch is fed into the input of the second latch. The clock is connected to both latches, however, it is inverted on the second latch. By doing this, we create a negative-edge triggered flip-flop, and so information is stored on the falling edge of the clock input.

Component: SRAM Cell

```

1  LIBRARY IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity sram_cell is
5  port( DataIn, CS, WE      : in STD_LOGIC;
6        DataOut            : out STD_LOGIC);
7  end sram_cell;
8
9  architecture arch of sram_cell is
10
11     component Master_Slave_DFF      -- Master-Slave DFF component
12     port( Data, Clk      : in STD_LOGIC;
13           Q, notQ       : out STD_LOGIC);
14     end component;
15
16     signal tri, notOut: std_logic;    -- tri-state buffer input, notQ output
17
18     begin
19         cell: Master_Slave_DFF port map(DataIn, (CS AND WE), tri, notOut);
20
21         -- output changes on falling edge of WE
22         DataOut <= tri when (CS = '1') else 'Z';    -- tri-state buffer
23
24     end arch;

```

(sram_cell.vhdl)

An SRAM cell is created by extending the functionality of a master-slave D-Flip-flop. We have included a chip select (CS) and a write enable (WE) that must both be on in order to write to the flip-flop. The chip select activates the cell when it is high, otherwise you cannot write nor output data. The Write enable allows the cell to accept input, which is stored on the falling edge of the write enable input. The tri signal represents a tri-state buffer, which is a component that allows input to pass only if the chip select is high.

A	B	Out
0	1	0
1	1	1
X	0	Z

(Tri-State Buffer Logic Table)

Component: SRAM Register

```


1  LIBRARY IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity sram_register is
5  =   port( DataIn          : in STD_LOGIC_VECTOR(3 downto 0);
6         Sel, Write_Enable, Chip_Select, Output_Enable : in STD_LOGIC;
7         DataOut          : out STD_LOGIC_VECTOR(3 downto 0));
8  end sram_register;
9
10 = architecture arch of sram_register is
11
12 =   component sram_cell      -- SRAM Cell component
13 =   port( DataIn, CS, WE      : in STD_LOGIC;
14         DataOut              : out STD_LOGIC);
15   end component;
16
17   signal tri:      std_logic_vector(3 downto 0);      -- tri-state buffer inputs
18
19   begin
20     cell0: sram_cell port map(DataIn(0), Sel, (Write_Enable AND Chip_Select), tri(0));
21     cell1: sram_cell port map(DataIn(1), Sel, (Write_Enable AND Chip_Select), tri(1));
22     cell2: sram_cell port map(DataIn(2), Sel, (Write_Enable AND Chip_Select), tri(2));
23     cell3: sram_cell port map(DataIn(3), Sel, (Write_Enable AND Chip_Select), tri(3));
24
25     -- tri-state buffers
26     DataOut(0) <= tri(0) when ((Chip_Select AND Output_Enable) = '1') else 'Z';
27     DataOut(1) <= tri(1) when ((Chip_Select AND Output_Enable) = '1') else 'Z';
28     DataOut(2) <= tri(2) when ((Chip_Select AND Output_Enable) = '1') else 'Z';
29     DataOut(3) <= tri(3) when ((Chip_Select AND Output_Enable) = '1') else 'Z';
30
31   end arch;|

```

(sram_register.vhdl)

This register is composed of 4 SRAM cells, allowing it to store up to 4 bits of information. Once again, the output of each cell must pass through a tri-state buffer which allows the output to be projected only if both the chip select and the output enable is high. All contents will always be stored in the register, even if all inputs were to cut off.

Component: 16x4 SRAM



(sram.bdf)

Here, we have connected 16 registers together, and the Reg input will determine which register will be written or read from. This makes up our entire SRAM unit.

Component: 4-to-16 Decoder

```

1  LIBRARY IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity decode4to16 is
5  port( oct      : in STD_LOGIC_VECTOR(3 downto 0);
6        dec      : out STD_LOGIC_VECTOR(15 downto 0));
7  end decode4to16;
8
9  architecture arch of decode4to16 is
10 begin
11     with oct select
12         dec <= "0000000000000001" when "0000",
13                "0000000000000010" when "0001",
14                "0000000000000100" when "0010",
15                "0000000000001000" when "0011",
16                "0000000000100000" when "0100",
17                "0000000001000000" when "0101",
18                "0000000010000000" when "0110",
19                "0000000100000000" when "0111",
20                "0000001000000000" when "1000",
21                "0000010000000000" when "1001",
22                "0000100000000000" when "1010",
23                "0001000000000000" when "1011",
24                "0010000000000000" when "1100",
25                "0100000000000000" when "1101",
26                "1000000000000000" when "1110",
27                "1000000000000000" when "1111",
28                "0000000000000000" when others;
29 end arch;
```

(decode4to16.vhdl)

This decoder takes in a 4 bit string and returns a 16 bit string which will be connected to the Reg input of the SRAM. There are 16 possible outputs for this decoder meant for each of the 16 registers in the SRAM.

Component: Seven-Segment Hex Display Decoder

```

1  LIBRARY IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity decode7seg is
5      port( hex_digit      : in STD_LOGIC_VECTOR(3 downto 0);
6            segment       : out STD_LOGIC_VECTOR(6 downto 0));
7  end decode7seg;
8
9  architecture arch of decode7seg is
10
11      signal segment_data: std_logic_vector(6 downto 0);
12
13      begin process(hex_digit)
14          begin case hex_digit is      -- each hex digit is four bits
15              when "0000" => segment_data <= "1111110";
16              when "0001" => segment_data <= "0110000";
17              when "0010" => segment_data <= "1101101";
18              when "0011" => segment_data <= "1111001";
19              when "0100" => segment_data <= "0110011";
20              when "0101" => segment_data <= "1011011";
21              when "0110" => segment_data <= "1011111";
22              when "0111" => segment_data <= "1110000";
23              when "1000" => segment_data <= "1111111";
24              when "1001" => segment_data <= "1110011";
25              when "1010" => segment_data <= "1110111";
26              when "1011" => segment_data <= "0011111";
27              when "1100" => segment_data <= "1001110";
28              when "1101" => segment_data <= "0111101";
29              when "1110" => segment_data <= "1001111";
30              when "1111" => segment_data <= "1000111";
31          end case;
32      end process;
33
34      -- must invert each bit because the LED driver circuit is inverted
35      segment(6) <= not segment_data(6);
36      segment(5) <= not segment_data(5);
37      segment(4) <= not segment_data(4);
38      segment(3) <= not segment_data(3);
39      segment(2) <= not segment_data(2);
40      segment(1) <= not segment_data(1);
41      segment(0) <= not segment_data(0);
42
43  end arch;

```

(decode7seg.vhdl)


Complete Design

```

1  LIBRARY IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity completeSRAM is
5  port( DataIn      : in STD_LOGIC_VECTOR(3 downto 0);
6        Address     : in STD_LOGIC_VECTOR(3 downto 0);
7        WE, CS, OE   : in STD_LOGIC;
8        DataOut     : buffer STD_LOGIC_VECTOR(3 downto 0);
9        Hex         : out STD_LOGIC_VECTOR(6 downto 0));
10 end completeSRAM;
11
12 architecture arch of completeSRAM is
13
14     component decode4to16 -- address decoder component
15     port (oct      : in STD_LOGIC_VECTOR(3 downto 0);
16          dec      : out STD_LOGIC_VECTOR(15 downto 0));
17     end component;
18
19     component sram -- SRAM component
20     port (DataIn    : in STD_LOGIC_VECTOR(3 downto 0);
21          Reg        : in STD_LOGIC_VECTOR(15 downto 0);
22          WE, CS, OE : in STD_LOGIC;
23          DataOut    : out STD_LOGIC_VECTOR(3 downto 0));
24     end component;
25
26     component decode7seg -- 7-segment display decoder component
27     port (hex_digit : in STD_LOGIC_VECTOR(3 downto 0);
28          segment    : out STD_LOGIC_VECTOR(6 downto 0));
29     end component;
30
31     signal A: std_logic_vector(15 downto 0); -- intermediate address input
32
33 begin
34     AddressPort: decode4to16 port map(Address, A);
35
36     sram_chip: sram port map(DataIn, A, WE, CS, OE, DataOut);
37
38     display: decode7seg port map(DataOut, Hex);
39
40 end arch;

```


(completeSRAM.vhdl)




(RTL View of completeSRAM.vhdl)

Simulation


Vector Waveform: SR-Latch




Vector Waveform: Control SR-Latch




Vector Waveform: D-Latch




Vector Waveform: Master-Slave D-Flip-flop




Vector Waveform: SRAM Cell




Vector Waveform: SRAM Register



Vector Waveform: 16x4 SRAM



Vector Waveform: Complete Design



DE2 Circuit Board Test


Before connecting to the DE2 board, we must first assign the correct pins to each component of the circuit. The inputs (DataIn, Address, WE, OE, and CS) will be assigned to the board's toggle switches, the outputs (DataOut) will be assigned to the red LED lights, and the outputs (Hex) will be assigned to the first seven-segment hex display.

Pin assignments text file:

```
1 to, location
2
3 DataIn[0], PIN_N25
4 DataIn[1], PIN_N26
5 DataIn[2], PIN_P25
6 DataIn[3], PIN_AE14
7
8 Address[0], PIN_AF14
9 Address[1], PIN_AD13
10 Address[2], PIN_AC13
11 Address[3], PIN_C13
12
13 WE, PIN_U4
14 OE, PIN_V1
15 CS, PIN_V2
16
17 DataOut[0], PIN_AE23
18 DataOut[1], PIN_AF23
19 DataOut[2], PIN_AB21
20 DataOut[3], PIN_AC22
21
22 Hex[6], PIN_AF10
23 Hex[5], PIN_AB12
24 Hex[4], PIN_AC12
25 Hex[3], PIN_AD11
26 Hex[2], PIN_AE11
27 Hex[1], PIN_V14
28 Hex[0], PIN_V13|
```


Now we can begin board testing:

Instance 1:




First we are storing the value 1 into register 1.

Instance 2:



Then we are storing the value 3 into the register 15.

Instance 3:

Finally, we are reading the value that we previously stored into register 1. The display shows the value 1, despite the input data being 0. This means that we have successfully stored the data into a register without the need to always be inputting that data.

Conclusion

Beginning with basic components, we continued to extend upon the functionality of our circuit. The major component was the SRAM device composed of multiple address locations which can each store strings of information. There are two operations that the SRAM can perform, read and write. We have demonstrated that after specifying an address location, we can choose to write to the address (this will overwrite any existing information that may have previously been stored at the location), or we can read from the location (this will display the contents of the address through the 7-segment HEX display on the DE2 Board).