

```
Program
Brandon Pollack
Ivan
*/
.include "ATxmega128A1Udef.inc"
.include "Delay500.asm"
.set IOPORT = 0x5000
                            ;This is the first address that external memory can placed.
                                                      ;The data sheet has a typo in regarding
this information.
.set IPORTEND = 0x5FFF
.org 0x0000
                                               ;Place code at address 0x0000
                                               ;Relative jump to start of program
      rjmp MAIN
MAIN:
       .org 0x100
      ldi R16, 0x7
      sts PORTH DIR, R16
                                       ;configure /WE /RE and ALE
      ldi R16, 0x2
                                        ;Since /RE is an active low signal, we must set the
      sts PORTH OUT, R16
                                        ;default output to 1.
                                       ;set all PORTJ pins (D0-D7) to be outputs. As requried
      ldi R16, 0xFF
      sts PORTJ DIR, R16
                                        ;in the data sheet.
      ldi R16, 0xFF
                                       ;set all PORTK pins (A0-A15) to be outputs. As
requried
      sts PORTK DIR, R16
                                       ;in the data sheet.
      ldi R16, 0x01
                                       ;Store 0x01 in EBI_CTRL register to select 3 port
EBI(H, J, K)
                                                      ;mode and SRAM ALE1 mode
      sts EBI_CTRL, R16
      ldi ZH, HIGH(EBI_CSO_BASEADDR); reserve a chip-select zone for our input port.
      ldi ZL, LOW(EBI CSØ BASEADDR) ; the base address register is made up 12 bits
                                                        ;for the address, with the lower 4 bits
being reserved
                                                        ;the lower 12 bits of the address are
assumed to be
                                                        ;zero. This limits our choice of the
base addresses
                                                        ;for our zone since we can only choose
A23:A12
      ldi R16, ((IOPORT>>8) & 0xF0) ;Store BASEADDRL. We only choose the upper 12 bits
      st Z+, R16
                                                      ;of the address. It would make sense to
shift
                                                             ;12 bits here, but we shift right
8 times. This is
                                                             ;because we have to store the
lowest nibble
                                                             ;of our user specified address
lines (A23:A12)
```

```
;into the upper nibble of the base
address reg.
                                                              ;The lower 4 bits are reserved and
not used. Also
                                                              ;we increment the Z pointer so
that we can load
                                                              ;the upper byte of the base
address register
       ldi R16, ((IOPORT>>16)& 0xFF) ; put the upper byte (A23:16) into the upper byte
                                                              ;of the base address register.
       st Z, R16
                                                       ;Store BASEADDRH
                                                ;Set to 4K chip select space and turn on SRAM
       ldi R16, 0x11
mode
       sts EBI_CS0_CTRLA, R16
                                                ;address space of the input port will be
                                                              ;0x4000 to 0x4FFF
       ldi XH, HIGH(IOPORT)
       ldi XL, LOW(IOPORT)
LOOP:
       ldi R19, 0x08
       1d R18, X
REPEAT:
       st X, R18
       call Delay500
       com R18
       dec R19
       cpi R19, 0
       BREQ LOOP
       rjmp REPEAT
Delay subroutine
/*Lab 2 Part 2
* Name:
                    Brandon Pollack
* Section #: 1524
* TA Name: Ivan
* Description: This is a subroutine that delays by 500 milliseconds*/
.org 0xF00
DELAY500:
ldi R16, 0
ldi R17, 0
AGAIN:
NOP
NOP
NOP
NOP
```

```
NOP
INC R16
CPI R16, 0
BREQ CARRY
BACK:
CPI R17, 0xFF
BRNE AGAIN
BREQ RETURN
CARRY:
INC R17
rjmp BACK
RETURN:
       \mathsf{RET}
```

Wiring schematics are included inside the quartus BDF (pin numbers are labed on it)