

PARALLEL-LOAD 8-BIT SHIFT REGISTERS

Check for Samples: SN54LV165A, SN74LV165A

FEATURES

- 2-V to 5.5-V V_{CC} Operation
- Max t_{pd} of 10.5 ns at 5 V
- Support Mixed-Mode Voltage Operation on All Ports
- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

DESCRIPTION


The 'LV165A devices are parallel-load, 8-bit shift registers designed for 2-V to 5.5-V $V_{\rm CC}$ operation.

When the devices are clocked, data is shifted toward the serial output Q_H . Parallel-in access to each stage is provided by eight individual direct data inputs that are enabled by a low level at the shift/load (SH/ \overline{LD}) input. The 'LV165A devices feature a clock-inhibit function and a complemented serial output, \overline{Q}_H .


Clocking is accomplished by a low-to-high transition of the clock (CLK) input while SH/LD is held high and clock inhibit (CLK INH) is held low. The functions of CLK and CLK INH are interchangeable. Since a low CLK and a low-to-high transition of CLK INH accomplishes clocking, CLK INH should be changed to the high level only while CLK is high. Parallel loading is inhibited when SH/LD is held high. The parallel inputs to the register are enabled while SH/LD is held low, independently of the levels of CLK, CLK INH, or SER.

These devices are fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.


SN54LV165A . . . JO R W PACKAGE SN74LV165A . . . D, DB, DGV, NS, OR PW PACKAGE (TOP VIEW)



SN74LV165A ... RGY PACKAGE (TOP VIEW)



SN54LV165A ...FK PACKAGE (TOP VIEW)



NC - No internal connection




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



FUNCTION TABLE

	INPUTS		OPERATION
SH/LD	CLK	CLK INH	OPERATION
L	Χ	X	Parallel load
Н	Н	X	Q_0
Н	X	Н	Q_0
Н	L	↑	Shift
Н	↑	L	Shift


LOGIC DIAGRAM (POSITIVE LOGIC)



Pin numbers shown are for the D, DB, DGV, J, NS, PW, RGY, and W packages.



TYPICAL SHIFT, LOAD, AND INHIBIT SEQUENCES





ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

		VALUE	UNIT
Supply voltage range, V _{CC}		-0.5 to 7	V
Input voltage range, V _I ⁽²⁾		-0.5 to 7	V
Voltage range applied to any output in the hi	gh-impedance or power-off state, V _O ⁽²⁾	-0.5 to 7	V
Output voltage range, V _O ⁽²⁾⁽³⁾		-0.5 to V _{CC} + 0.5	V
Input clamp current, I _{IK} (V _I < 0)		-20	mA
Output clamp current, I _{OK} (V _O < 0)		-50	mA
Continuous output current, I_O ($V_O = 0$ to V_{CC}	±25	mA	
Continuous current through V _{CC} or GND		±50	mA
	D package ⁽⁴⁾	73	
	DB package ⁽⁴⁾	82	
Dealer of the world in the dealer of	DGV package ⁽⁴⁾	120	0000
Package thermal impedance, θ_{JA}	NS package (4)	67	°C/W
PW package (4)		108	
	RGY package (5)	39	
Storage temperature range, T _{stq}		-65 to 150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Submit Documentation Feedback

⁽²⁾ The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ This value is limited to 5.5 V maximum.

⁽⁴⁾ The package thermal impedance is calculated in accordance with JESD 51-7.

⁽⁵⁾ The package thermal impedance is calculated in accordance with JESD 51-5.



RECOMMENDED OPERATING CONDITIONS(1)

			SN54L	V165A	SN74L	V165A		
			MIN	MAX	MIN	MAX	UNIT	
V _{CC}	Supply voltage		2	5.5	2		V	
		V _{CC} = 2 V	1.5		1.5			
.,	High lavel input valtage	V _{CC} = 2.3 V to 2.7 V	V _{CC} × 0.7		$V_{CC} \times 0.7$		V	
V_{IH}	High level input voltage	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		V	
		V _{CC} = 4.5 V to 5.5 V	V _{CC} × 0.7		$V_{CC} \times 0.7$			
	V _{CC} = 2 V 0.5			0.5				
١,,	Low lovel input voltage	V _{CC} = 2.3 V to 2.7 V		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	V	
V_{IL}	Low level input voltage	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	V	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$		
VI	Input voltage		0	5.5	0	5.5	V	
Vo	Output voltage		0	V_{CC}	0	V_{CC}	V	
		V _{CC} = 2 V		-50		-50	μΑ	
	High lovel output ourrent	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-2		-2		
I _{OH}	High level output current	V_{CC} = 3 V to 3.6 V		-6		-6	mA	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		-12		-12		
		V _{CC} = 2 V		50		50	μΑ	
	Low lovel output ourrent	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2		2		
l _{OL}	Low level output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		6		6	mA	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		12		12		
		V _{CC} = 2.3 V to 2.7 V		200		200		
Δt/Δv	Input transition rise or fall rate	V _{CC} = 3 V to 3.6 V		100		100	ns/V	
		V _{CC} = 4.5 V to 5.5 V		20		20		
T _A	Operating free-air temperature		-55	125	-40	125	°C	

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

				5500	TO 405	^	4000	TO 05°C		-40°C	TO 125°C	;	
				-55°C	TO 125°	C	-40°C	TO 85°C	•	Reco	mmended	I	
PARAMETER	TEST CONDIT	TONS	V _{CC} SN54LV165A/ SN74LV165A-EP		SN74LV165A			SN74LV165A		UNIT			
				MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
	$I_{OH} = -50 \mu A$		2 V to 5.5 V	V _{CC} - 0.1			V _{CC} - 0.1			V _{CC} - 0.1			
V	$I_{OH} = -2 \text{ mA}$		2.3 V	2			2			2			V
V _{OH}	$I_{OH} = -6 \text{ mA}$		3 V	2.48			2.48			2.48			V
	$I_{OH} = -12 \text{ mA}$		4.5 V	3.8			3.8			3.8			
	I _{OL} = 50 μA		2 V to 5.5 V			0.1			0.1			0.1	
\ <u>\</u>	I _{OL} = 2 mA		2.3 V			0.4			0.4			0.4	V
V _{OL}	I _{OL} = 6 mA		3 V			0.44			0.44			0.44	V
	I _{OL} = 12 mA		4.5 V			0.55			0.55			0.55	
l _l	V _I = 5.5 V or GND		0 to 5.5 V			±1			±1			±1	μA
I _{CC}	$V_I = V_{CC}$ or GND,	IO = 0	5.5 V			20			20			20	μA
I _{off}	V _I or V _O = 0 to 5.5 V		0			5			5			5	μΑ
C _i	$V_I = V_{CC}$ or GND		3.3 V		1.7			1.7			1.7		pF

Product Folder Links: SN54LV165A SN74LV165A



TIMING REQUIREMENTS

over recommended operating free-air temperature range, V_{CC} = 2.5 V ± 0.2 V (unless otherwise noted) (see Figure 1)

					-55°C TO	125°C	-40°C TO	85°C	-40°C TO	125°C	
	PARAMETER	TEST CONDITION	T _A = 25	5°C	SN54LV1 SN74LV16		SN74LV165A		SN74LV165A		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Pulse duration	CLK high or low	8.5		9		9		9		20
t _w	Pulse duration	SH/LD low	11		13		13		13		ns
		SH/LD high before CLK↑	7		8.5		8.5		8.5		
	Catua tima	SER before CLK↑	8.5		9.5		9.5		9.5		
t _{su}	Setup time	CLK INH before CLK↑	7		7		7		7		ns
		Data before SH/ LD ↑	11.5		12		12		12		
		SER data after CLK↑	-1		0		0		0		
t _h	Hold time	Parallel data after SH/ LD ↑	0		0.5		0.5		0.5		ns
		SH/LD high after CLK↑	0	-			0		0		

TIMING REQUIREMENTS

over recommended operating free-air temperature range, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted) (see Figure 1)

					-55°C TO	125°C	-40°C TO	85°C	-40°C TO	125°C	UNIT
	PARAMETER	TEST CONDITION	T _A = 25	5°C	SN54LV1 SN74LV16		SN74LV1	65A	SN74LV1	65A	
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Dulas duration	CLK high or low	6		7		7		7		
t _w	Pulse duration	SH/LD low	7.5		9		9		9		ns
		SH/LD high before CLK↑	5		6		6		6		
	Catus times	SER before CLK↑	5		6		6		6		
t _{su}	Setup time	CLK INH before CLK↑	5		5		5		5		ns
		Data before SH/ LD ↑	7.5		8.5		8.5		8.5		
		SER data after CLK↑	0		0		0		0		
t _h	Hold time	Parallel data after SH/LD↑	0.5		0.5		0.5		0.5		ns
		SH/LD high after CLK↑	0		0		0		0		

TIMING REQUIREMENTS

over recommended operating free-air temperature range, V_{CC} = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)

			T 0/		-55°C TO	125°C	-40°C TO	85°C	-40°C TO	125°C	
PARAM	METER	TEST CONDITION	$T_A = 25$	5.0	SN54LV	165A	SN74LV165A		SN74LV165A		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
. 5.		CLK high or low	4		4		4		4		
t _w Pulse	Pulse duration	SH/LD low	5		5		6		6		ns
		SH/LD high before CLK↑	4		4		4		4		
0-4	4!	SER before CLK↑	4		4		4		4		
su Setup	time	CLK INH before CLK↑	3.5		3.5		3.5		3.5		ns
		Data before SH/ LD ↑	5		5		5		5		
		SER data after CLK↑	0.5		0.5		0.5		0.5		
h Hold ti	_	Parallel data after SH/LD↑	1		1		1		1		ns
		SH/LD high after CLK↑	0.5		0.5		0.5		0.5		

Submit Documentation Feedback



SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

							-55°C TO 1	25°C	-40°C TO	85°C	-40°C TO	125°C	
PARAMETER	FROM	то	LOAD		T _A = 25°C		SN54LV1	65A/	SN74LV	1654	SN74LV	165A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAP				SN74LV16	5A-EP	SN/4LV	HCOI	Recomm	ended	UNII
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
4			C _L = 15 pF	50 ⁽¹⁾	80 ⁽¹⁾		45 ⁽¹⁾		45		45		MHz
t _{max}			C _L = 50 pF	40	65		35		35		35		IVITIZ
	CLK				12.2 ⁽¹⁾	19.8 ⁽¹⁾	1 (1)	22(1)	1	22	1	22	
t _{pd}	SH/LD	Q_H or \overline{Q}_H	C _L = 15 pF		13.1 ⁽¹⁾	21.5 ⁽¹⁾	1 ⁽¹⁾	23.5 ⁽¹⁾	1	23.5	1	23.5	ns
	Н				12.9 ⁽¹⁾	21.7 ⁽¹⁾	1 ⁽¹⁾	24 ⁽¹⁾	1	24	1	24	
	CLK				15.3	23.3	1	26	1	26	1	26	
t _{pd}	SH/LD	Q_H or \overline{Q}_H	C _L = 50 pF		16.1	25.1	1	28	1	28	1	28	ns
	Н				15.9	25.3	1	28	1	28	1	28	

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted) (see Figure 1)

							-55°C TO 1	25°C	-40°C TO	85°C	-40°C TO	125°C	
DADAMETED	FROM	то	LOAD		$T_A = 25^{\circ}$	·c	SN54LV1	65A/	CN74LV	1054	SN74LV	165A	
PARAMETER	(INPUT)	(OUTPUT)	CAP				SN74LV16	5A-EP	SN74LV	IODA	Recomm	ended	UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
			C _L = 15 pF	65 ⁽¹⁾	115 ⁽¹⁾		55 ⁽¹⁾		55		55		N 41 1-
f _{max}			C _L = 50 pF	60	90		50		50		50		MHz
	CLK				8.6 ⁽¹⁾	15.4 ⁽¹⁾	1 ⁽¹⁾	18 ⁽¹⁾	1	18	1	18	
t _{pd}	SH/LD	Q_H or \overline{Q}_H	C _L = 15 pF		9.1 ⁽¹⁾	15.8 ⁽¹⁾	1 ⁽¹⁾	18.5 ⁽¹⁾	1	18.5	1	18.5	ns
	Н				8.9 ⁽¹⁾	14.1 ⁽¹⁾	1 ⁽¹⁾	16.5 ⁽¹⁾	1	16.5	1	16.5	
	CLK				10.9	14.9	1	16.9	1	16.9	1	16.9	
t_{pd}	SH/LD	Q_H or \overline{Q}_H	C _L = 50 pF		11.3	19.3	1	22	1	22	1	22	ns
	Н				11.1	17.6	1	20	1	20	1	20	

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.



SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, V_{CC} = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)

							-55°C T	O 125°C	-40°C TO	85°C	-40°C TO	125°C	
PARAMETER	FROM	то	LOAD		T _A = 25°C		CNEAL	.V165A	CNZALV	46EA	SN74LV	165A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAP				5N54L	-V165A	SN74LV165A		Recommended		UNII
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
			C _L = 15 pF	110 ⁽¹⁾	165 ⁽¹⁾		90 ⁽¹⁾		90		90		MHz
f _{max}			C _L = 50 pF	95	125		85		85		85		IVITIZ
	CLK				6 ⁽¹⁾	9.9(1)	1 ⁽¹⁾	11.5 ⁽¹⁾	1	11.5	1	11.5	
t _{pd}	SH/LD	Q_H or \overline{Q}_H	C _L = 15 pF		6 ⁽¹⁾	9.9 ⁽¹⁾	1 ⁽¹⁾	11.5 ⁽¹⁾	1	11.5	1	11.5	ns
	Н				6 ⁽¹⁾	9 ⁽¹⁾	1 ⁽¹⁾	10.5 ⁽¹⁾	1	10.5	1	10.5	
	CLK				7.7	11.9	1	13.5	1	13.5	1	13.5	
t _{pd}	SH/LD	Q_H or \overline{Q}_H	C _L = 50 pF		7.7	11.9	1	13.5	1	13.5	1	13.5	ns
	Н				7.6	11	1	12.5	1	12.5	1	12.5	

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.

OPERATING CHARACTERISTICS


 $T_A = 25^{\circ}C$

	PARAMETER	TEST CON	IDITIONS	V _{cc}	TYP	UNIT
_	Dower dissination conscitones	C	f = 10	3.3 V	36.1	~F
C_{pd}	Power dissipation capacitance	$C_L = 50 \text{ pF}$	MHz	5 V	37.5	pF

Submit Documentation Feedback



PARAMETER MEASUREMENT INFORMATION



- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z_O = 50 Ω, t_f ≤ 3 ns, t_f ≤ 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PHL} and t_{PLH} are the same as t_{pd}.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

SCLS402N - APRIL 1998 - REVISED JULY 2013



REVISION HISTORY

Ch	nanges from Revision M (December 2010) to Revision N	Page
•	Extended maximum temperature operating range from 85°C to 125°C.	5





10-Jun-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV165AD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV165A	Samples
SN74LV165ADBR	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	CU NIPDAU Level-1-260C-UNLIM		LV165A	Samples
SN74LV165ADE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	DAU Level-1-260C-UNLIM		LV165A	Samples
SN74LV165ADG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	CU NIPDAU Level-1-260C-UNLIM		LV165A	Samples
SN74LV165ADGVR	ACTIVE	TVSOP	DGV	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	CU NIPDAU Level-1-260C-UNLIM		LV165A	Samples
SN74LV165ADR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 125	LV165A	Samples
SN74LV165ADRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV165A	Samples
SN74LV165ADRG3	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LV165A	Samples
SN74LV165ADRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV165A	Samples
SN74LV165ANSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	74LV165A	Samples
SN74LV165APW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV165A	Samples
SN74LV165APWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV165A	Samples
SN74LV165APWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 125	LV165A	Samples
SN74LV165APWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV165A	Samples
SN74LV165APWRG3	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU SN Level-1-260C-UNLIM		-40 to 125	LV165A	Samples
SN74LV165APWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV165A	Samples
SN74LV165APWT	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV165A	Samples



PACKAGE OPTION ADDENDUM

10-Jun-2014

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV165ARGYR	ACTIVE	VQFN	RGY	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LV165A	Samples
SN74LV165ARGYRG4	ACTIVE	VQFN	RGY	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LV165A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

10-Jun-2014

OTHER QUALIFIED VERSIONS OF SN74LV165A:

● Enhanced Product: SN74LV165A-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 29-Apr-2014

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV165ADBR	SSOP	DB	16	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
SN74LV165ADGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV165ADR	SOIC	D	16	2500	330.0	16.8	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV165ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV165ADRG3	SOIC	D	16	2500	330.0	16.8	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV165ADRG4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV165ANSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LV165APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV165APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV165APWRG3	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV165APWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV165APWT	TSSOP	PW	16	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV165ARGYR	VQFN	RGY	16	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1

www.ti.com 29-Apr-2014



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV165ADBR	SSOP	DB	16	2000	367.0	367.0	38.0
SN74LV165ADGVR	TVSOP	DGV	16	2000	367.0	367.0	35.0
SN74LV165ADR	SOIC	D	16	2500	364.0	364.0	27.0
SN74LV165ADR	SOIC	D	16	2500	333.2	345.9	28.6
SN74LV165ADRG3	SOIC	D	16	2500	364.0	364.0	27.0
SN74LV165ADRG4	SOIC	D	16	2500	333.2	345.9	28.6
SN74LV165ANSR	SO	NS	16	2000	367.0	367.0	38.0
SN74LV165APWR	TSSOP	PW	16	2000	367.0	367.0	35.0
SN74LV165APWR	TSSOP	PW	16	2000	364.0	364.0	27.0
SN74LV165APWRG3	TSSOP	PW	16	2000	364.0	364.0	27.0
SN74LV165APWRG4	TSSOP	PW	16	2000	367.0	367.0	35.0
SN74LV165APWT	TSSOP	PW	16	250	367.0	367.0	35.0
SN74LV165ARGYR	VQFN	RGY	16	3000	367.0	367.0	35.0

DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



RGY (R-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206353-3/P 03/14

NOTE: All linear dimensions are in millimeters



RGY (R-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID <u>www.ti-rfid.com</u>

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com/omap

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>