

CMPE 315: Principles of VLSI Design

Lab Cover Page

Lab # : 1
Lab Title : Structural VHDL

Name : Brian Weber
Section : 01

Date Submitted : 9/25/2017

TA / Grader Use Only:

Late Submission Deduction (20% per day late):

Other Deductions:

Final Lab Grade:

Comments to student: