12/11/17 19:49:39 and3.vhd

```
1: library STD;
 2: library IEEE;
 3: use IEEE.std_logic_1164.all;
 5: entity and3 is
 6: port(
            : in std_logic;
 7: in1
 8:
      in2 : in std_logic;
 9:
    in3 : in std_logic;
    out1 : out std_logic
10:
11: );
12: end and3;
13:
14: architecture structural of and3 is
15:
       component and2
16:
17:
      port(
                 : in std_logic;
18:
       in1
          in2 : in std_logic;
19:
20:
       out1 : out std_logic
21:
      );
22:
      end component;
23:
24:
      signal o1 : std_logic;
25:
      for al : and2 use entity work.and2(structural);
26:
      for a2 : and2 use entity work.and2(structural);
27:
28:
29: begin
30:
31:
      a1 : and2
                    port map(in1, in2, o1);
      a2 : and2 port map(o1, in3, out1);
32:
33:
34: end structural;
```