1

12/11/17 23:00:08

Cache_Block.vhd

```
1: library STD;
 2: library IEEE;
                                                                                        64:
                                                                                                end component;
 3: use IEEE.std logic 1164.all;
                                                                                        65:
                                                                                        66:
                                                                                                component invX1
5: entity Cache Block is
                                                                                        67:
                                                                                               port(
 6:
       port(
                                                                                        68:
                                                                                                   in1
                                                                                                               in std logic;
7:
                           in std_logic_vector(7 downto 0);
                                                                                        69:
                                                                                                               out std_logic
           Data In
                                                                                                    out1
8:
                           in std_logic_vector(2 downto 0);
                                                                                        70:
                                                                                                );
            Tag In
                           in std logic;
                                                                                        71:
9:
            Set Valid :
                                                                                                end component;
10:
            Rd Wr
                           in std logic;
                                                                                        72:
11:
            Cache Write :
                           in std logic;
                                                                                        73:
                                                                                                signal Col0 Rd En
                                                                                                                       std logic;
12:
            Col En
                           in std logic vector(3 downto 0);
                                                                                        74:
                                                                                                signal Coll Rd En
                                                                                                                   :
                                                                                                                       std logic;
                           in std logic vector(7 downto 0);
                                                                                        75:
                                                                                                signal Col2 Rd En
                                                                                                                       std logic;
13:
            Row En
14:
            Tag Wr En :
                           in std logic;
                                                                                        76:
                                                                                                signal Col3 Rd En
                                                                                                                       std logic;
                           in std logic;
                                                                                        77:
                                                                                                signal Col0 Wr En
                                                                                                                       std logic;
15:
            Gnd
16:
            reset
                           in std_logic;
                                                                                        78:
                                                                                                signal Coll_Wr_En
                                                                                                                       std logic;
                           out std logic vector(7 downto 0);
                                                                                        79:
17:
            Data Out
                                                                                                signal Col2_Wr_En
                                                                                                                   :
                                                                                                                       std logic;
18:
            Tag Out
                           out std logic vector(2 downto 0);
                                                                                        80:
                                                                                                signal Col3_Wr_En
                                                                                                                       std logic;
                                                                                        81:
19:
            Valid_Out :
                           out std_logic
                                                                                                signal nrdwr
                                                                                                                       std logic;
                                                                                        82:
20:
                                                                                                signal Write
                                                                                                                       std_logic;
       );
                                                                                        83:
21: end Cache_Block;
22:
                                                                                        84:
                                                                                                signal Row_Write
                                                                                                                   :
                                                                                                                       std_logic_vector(7 downto 0);
23: architecture structural of Cache Block is
                                                                                        85:
                                                                                                signal Row Read
                                                                                                                        std_logic_vector(7 downto 0);
24:
                                                                                        86:
                                                                                                signal wr en
                                                                                                                       std logic;
                                                                                        87:
25:
        component Cache_Cell_Row
26:
       port(
                                                                                        88:
                                                                                                for and_0, and_1, and_2, and_3, and_4, and_5, and_6, and_7, r0r, r1r, r2r,
27:
            Data In
                           in std_logic_vector(7 downto 0);
                                                                                     r3r, r4r, r5r, r6r, r7r, r0w, r1w, r2w, r3w, r4w, r5w, r6w, r7w : and2 use entity wor
28:
            Tag_In
                           in std_logic_vector(2 downto 0);
                                                                                     k.and2(structural);
29:
            Set_Valid :
                           in std_logic;
                                                                                                for row0, row1, row2, row3, row4, row5, row6, row7 : Cache_Cell_Row use en
30:
            Col0 Rd En :
                           in std logic;
                                                                                     tity work. Cache Cell Row(structural);
           Col1_Rd_En :
31:
                           in std_logic;
                                                                                        90:
           Col2_Rd_En :
                                                                                        91: begin
32:
                           in std_logic;
           Col3_Rd_En :
33:
                           in std logic;
                                                                                        92:
34:
           Col0_Wr_En : in std_logic;
                                                                                        93:
35:
           Col1_Wr_En :
                           in std_logic;
                                                                                        94:
                                                                                                and 0
                                                                                                           and2
                                                                                                                   port map(rd_wr, Col_En(0), Col0_Rd_En);
36:
           Col2 Wr En :
                           in std logic;
                                                                                        95:
                                                                                                and 1
                                                                                                           and2
                                                                                                                   port map(rd wr, Col En(1), Coll Rd En);
37:
           Col3 Wr En :
                           in std_logic;
                                                                                        96:
                                                                                                and 2
                                                                                                           and2
                                                                                                                   port map(rd_wr, Col_En(2), Col2_Rd_En);
38:
            Tag Wr En :
                           in std logic;
                                                                                        97:
                                                                                                and 3 :
                                                                                                           and2
                                                                                                                   port map(rd wr, Col En(3), Col3 Rd En);
39:
            Row Rd En :
                           in std logic;
                                                                                        98:
                                                                                                and 4 :
                                                                                                           and2
                                                                                                                   port map(Cache Write, Col En(0), Col0 Wr En);
40:
            Row_Wr_En :
                           in std_logic;
                                                                                        99:
                                                                                                and_5
                                                                                                      :
                                                                                                           and2
                                                                                                                    port map(Cache_Write, Col_En(1), Coll_Wr_En);
41:
            Row En
                           in std logic;
                                                                                       100:
                                                                                                and 6
                                                                                                           and2
                                                                                                                    port map(Cache Write, Col En(2), Col2 Wr En);
42:
            Gnd
                           in std logic;
                                                                                       101:
                                                                                                and 7
                                                                                                      :
                                                                                                           and2
                                                                                                                    port map(Cache Write, Col En(3), Col3 Wr En);
                           in std_logic;
43:
            reset
                                                                                       102:
            Data_Out :
44:
                           out std logic vector(7 downto 0);
                                                                                       103:
                                                                                               r0r
                                                                                                           and2
                                                                                                                    port map(Row_En(0), rd_wr, Row_Read(0));
45:
            Tag Out
                           out std logic vector(2 downto 0);
                                                                                       104:
                                                                                                           and2
                                                                                                                    port map(Row_En(1), rd_wr, Row_Read(1));
                                                                                               r1r
46:
           Valid Out :
                           out std_logic
                                                                                       105:
                                                                                                           and2
                                                                                                                    port map(Row_En(2), rd_wr, Row_Read(2));
                                                                                                r2r
47:
                                                                                       106:
                                                                                               r3r
                                                                                                           and2
                                                                                                                    port map(Row_En(3), rd_wr, Row_Read(3));
48:
                                                                                       107:
                                                                                                                    port map(Row_En(4), rd_wr, Row_Read(4));
        end component;
                                                                                               r4r
                                                                                                           and2
49:
                                                                                       108:
                                                                                               r5r
                                                                                                           and2
                                                                                                                    port map(Row_En(5), rd_wr, Row_Read(5));
                                                                                       109:
50:
        component and2
                                                                                               r6r
                                                                                                           and2
                                                                                                                    port map(Row En(6), rd wr, Row Read(6));
51:
       port(
                                                                                       110:
                                                                                               r7r
                                                                                                       :
                                                                                                           and2
                                                                                                                   port map(Row En(7), rd wr, Row Read(7));
52:
                       in std logic;
                                                                                       111:
53:
            in2
                       in std logic;
                                                                                       112:
                                                                                                           and2
                                                                                                                    port map(Row En(0), Cache Write, Row Write(0));
                                                                                               r0w
54:
                       out std logic
                                                                                       113:
                                                                                                           and2
                                                                                                                    port map(Row En(1), Cache Write, Row Write(1));
            out1
                                                                                               r1w
55:
                                                                                       114:
                                                                                               r2w
                                                                                                           and2
                                                                                                                    port map(Row_En(2), Cache_Write, Row_Write(2));
                                                                                       115:
                                                                                                           and2
                                                                                                                   port map(Row_En(3), Cache_Write, Row_Write(3));
56:
        end component;
                                                                                               r3w
57:
                                                                                       116:
                                                                                                           and2
                                                                                                                   port map(Row_En(4), Cache_Write, Row_Write(4));
                                                                                               r4w
                                                                                       117:
                                                                                                       .
58:
       component or2
                                                                                               r5w
                                                                                                           and2
                                                                                                                   port map(Row_En(5), Cache_Write, Row_Write(5));
59:
       port (
                                                                                       118:
                                                                                               rбw
                                                                                                       :
                                                                                                           and2
                                                                                                                   port map(Row_En(6), Cache_Write, Row_Write(6));
60:
                       in std_logic;
                                                                                       119:
                                                                                                       :
                                                                                                           and2
                                                                                                                   port map(Row_En(7), Cache_Write, Row_Write(7));
           in1
                                                                                               r7w
                      in std logic;
                                                                                       120:
61:
           in2
62:
           out1
                       out std_logic
                                                                                       121:
                                                                                                       : Cache_Cell_Row port map(Data_In, Tag_In, Set_Valid, Col0_Rd_E
                                                                                               row0
```

Cache_Block.vhd

25.00.00		Cache_b
		<pre>Col0_Wr_En, Col1_Wr_En, Col2_Wr_En, Col3_Wr_en, Row_En(0), Gnd, reset, Data_Out, Tag_Out, Valid</pre>
122: row1 : n, Col1_Rd_En, Col2_ Tag_Wr_En, Row_Read	Rd_En, Col3_Rd_En,	<pre>port map(Data_In, Tag_In, Set_Valid, Col0_Rd_E Col0_Wr_En, Col1_Wr_En, Col2_Wr_En, Col3_Wr_en, Row_En(1), Gnd, reset, Data_Out, Tag_Out, Valid</pre>
	Rd_En, Col3_Rd_En,	<pre>port map(Data_In, Tag_In, Set_Valid, Col0_Rd_E Col0_Wr_En, Col1_Wr_En, Col2_Wr_En, Col3_Wr_en, Row_En(2), Gnd, reset, Data_Out, Tag_Out, Valid</pre>
124: row3 : n, Coll_Rd_En, Col2_	Rd_En, Col3_Rd_En,	<pre>port map(Data_In, Tag_In, Set_Valid, Col0_Rd_E Col0_Wr_En, Col1_Wr_En, Col2_Wr_En, Col3_Wr_en, Row_En(3), Gnd, reset, Data_Out, Tag_Out, Valid</pre>
125: row4 : n, Col1_Rd_En, Col2_	Rd_En, Col3_Rd_En,	<pre>port map(Data_In, Tag_In, Set_Valid, Col0_Rd_E Col0_Wr_En, Col1_Wr_En, Col2_Wr_En, Col3_Wr_en, Row_En(4), Gnd, reset, Data_Out, Tag_Out, Valid</pre>
126: row5 : n, Coll_Rd_En, Col2_	Rd_En, Col3_Rd_En,	<pre>port map(Data_In, Tag_In, Set_Valid, Col0_Rd_E Col0_Wr_En, Col1_Wr_En, Col2_Wr_En, Col3_Wr_en, Row_En(5), Gnd, reset, Data_Out, Tag_Out, Valid</pre>
127: row6 : n, Col1_Rd_En, Col2_	Rd_En, Col3_Rd_En,	<pre>port map(Data_In, Tag_In, Set_Valid, Col0_Rd_E Col0_Wr_En, Col1_Wr_En, Col2_Wr_En, Col3_Wr_en, Row_En(6), Gnd, reset, Data_Out, Tag_Out, Valid</pre>
128: row7 : n, Col1_Rd_En, Col2_	Rd_En, Col3_Rd_En,	<pre>port map(Data_In, Tag_In, Set_Valid, Col0_Rd_E Col0_Wr_En, Col1_Wr_En, Col2_Wr_En, Col3_Wr_en, Row_En(7), Gnd, reset, Data_Out, Tag_Out, Valid</pre>
129: end structura 130: 131:	1;	