12/11/17 19:59:42

Cache Cell Row.vhd

```
1: library STD;
 2: library IEEE;
                                                                                    64:
                                                                                           end component;
 3: use IEEE.std logic 1164.all;
                                                                                    65:
                                                                                    66:
                                                                                           component mux2_1
 5: entity Cache_Cell_Row is
                                                                                    67:
                                                                                           port(
 6:
       port(
                                                                                    68:
                                                                                               in1
                                                                                                          in std logic;
 7:
                       : in std_logic_vector(7 downto 0);
                                                                                    69:
                                                                                               in2
                                                                                                          in std_logic;
           Data In
8:
                          in std_logic_vector(2 downto 0);
                                                                                    70:
                                                                                                          in std logic;
           Tag In
                                                                                               sel
           Set_Valid : in std_logic;
                                                                                    71:
9:
                                                                                               out1 : out std_logic
10:
           Col0_Rd_En : in std_logic;
                                                                                    72:
                                                                                           );
11:
           Coll Rd En : in std logic;
                                                                                    73:
                                                                                           end component;
12:
           Col2 Rd En : in std logic;
                                                                                    74:
           Col3 Rd En : in std logic;
13:
                                                                                    75:
                                                                                           component and2
14:
           Col0 Wr En : in std logic;
                                                                                    76:
                                                                                           port(
           Coll Wr En : in std logic;
                                                                                    77:
                                                                                                          in std logic;
15:
                                                                                               in1
16:
           Col2_Wr_En :
                          in std_logic;
                                                                                    78:
                                                                                               in2
                                                                                                          in std logic;
                                                                                    79:
17:
           Col3_Wr_En :
                          in std logic;
                                                                                               out1 :
                                                                                                          out std logic
18:
           Tag_Wr_En : in std_logic;
                                                                                    80:
19:
           Row_Rd_En :
                          in std_logic;
                                                                                    81:
                                                                                           end component;
                                                                                    82:
20:
           Row_Wr_En : in std_logic;
                                                                                    83:
21:
           Row_En
                   : in std_logic;
                                                                                           component invX1
22:
           Gnd
                          in std_logic;
                                                                                    84:
                                                                                           port (
23:
           reset
                      : in std_logic;
                                                                                    85:
                                                                                                      : in std logic;
                                                                                               in1
24:
           Data Out
                          out std_logic_vector(7 downto 0);
                                                                                    86:
                                                                                               out1
                                                                                                          out std logic
           Tag_Out
                          out std logic vector(2 downto 0);
                                                                                    87:
25:
26:
           Valid Out :
                          out std logic
                                                                                    88:
                                                                                           end component;
27:
                                                                                    89:
28: end Cache_Cell_Row;
                                                                                    90:
                                                                                           signal Tag_Wr : std_logic;
29:
                                                                                    91:
                                                                                           signal Val_Set :
                                                                                                              std_logic;
30: architecture structural of Cache Cell Row is
                                                                                    92:
                                                                                           signal s in :
                                                                                                              std logic;
                                                                                    93:
31:
                                                                                           signal n_reset : std_logic;
32:
       component Cache_Cell_Valid
                                                                                    94:
33:
                                                                                    95:
       port(
34:
                   : in std_logic;
                                                                                    96:
           s
35:
                  : in std logic;
                                                                                    97:
36:
           Rd En : in std logic; --row read enable
                                                                                    98:
37:
           Wr_En : in std_logic; --row write enable
                                                                                 Cache Cell Data Block(structural);
38:
                  : out std logic
           q
39:
       );
                                                                                   100:
40:
       end component;
                                                                                 al);
41:
                                                                                   101:
42:
       component Cache Cell Tag
                                                                                   102: begin
43:
                                                                                   103:
44:
           Data : in std logic vector(2 downto 0);
                                                                                   104:
                                                                                           nrst
                                                                                                  : invX1
                                                                                                              port map(reset, n reset);
45:
           Tag Wr : in std logic;
                                                                                   105:
                                                                                           andtag : and2
46:
           reset : in std_logic;
                                                                                   106:
                                                                                           valid s : and2
47:
           Gnd : in std_logic;
                                                                                   107:
48:
           Output : out std_logic_vector(2 downto 0);
                                                                                   108:
49:
           Row_En : in std_logic
                                                                                   109:
50:
                                                                                   110:
51:
       end component;
                                                                                 n, reset, Gnd, Data Out, Row Rd En, Col0 Rd En);
52:
                                                                                   111:
53:
       component Cache Cell Data Block
                                                                                 n, reset, Gnd, Data Out, Row Rd En, Coll Rd En);
54:
                                                                                  112:
                                                                                 n, reset, Gnd, Data_Out, Row_Rd_En, Col2_Rd_En);
55:
                 : in std_logic_vector(7 downto 0);
           W En r : in std logic; --row wr enable
56:
                                                                                  113:
57:
           W En c : in std logic; --column wr enable
                                                                                 n, reset, Gnd, Data_Out, Row_Rd_En, Col3_Rd_En);
           reset : in std_logic;
58:
                                                                                  114:
           Gnd : in std_logic;
59:
                                                                                  115:
                                                                                           tag
                                                                                                   : Cache_Cell_Tag
60:
           Output : out std_logic_vector(7 downto 0);
                                                                                 ag_Out, Row_En);
           Rd_En_r : in std_logic; --row rd enable
61:
                                                                                  116:
           Rd_En_c : in std_logic --column rd enable
62:
                                                                                  117:
                                                                                           valid : Cache_Cell_Valid
```

```
for nrst : invX1 use entity work.invX1(structural);
for andtag, valid_s : and2 use entity work.and2(structural);
for rst_mux : mux2_1 use entity work.mux2_1(structural);
for data0, data1, data2, data3 : Cache Cell Data Block use entity work.
           : Cache Cell Tag use entity work.Cache Cell Tag(structural);
for valid : Cache Cell Valid use entity work. Cache Cell Valid(structur
                   port map(Tag_Wr_En, Row_En, Tag_Wr);
                   port map(Set_Valid, Row_En, Val_Set);
rst_mux : mux2_1 port map(Val_Set, n_reset, reset, s_in);
data0 : Cache_Cell_Data_Block port map(Data_In, Row_Wr_En, Col0_Wr_E
data1 : Cache_Cell_Data_Block port map(Data_In, Row_Wr_En, Coll_Wr_E
data2 : Cache_Cell_Data_Block port map(Data_In, Row_Wr_En, Col2_Wr_E
data3 : Cache_Cell_Data_Block port map(Data_In, Row_Wr_En, Col3_Wr_E
                                  port map(Tag_In, Tag_Wr, reset, Gnd, T
                                  port map(s_in, reset, Row_En, Row_En,
```

12/11/17		2
19:59:42	Cache_Cell_Row.vhd	2
Valid_Out); 118: 119: end stru	ctural;	