12/08/17 22:28:56 SRlatch.vhd

```
1: library IEEE;
 2: use IEEE.STD_LOGIC_1164.ALL;
 4: entity SRlatch is
 5: Port ( s : in STD_LOGIC;
      r : in STD_LOGIC;
7:
            q : out STD_LOGIC); -- changed out to inout
 8: end SRlatch;
9:
10: architecture structural of SRlatch is
11: begin
12:
     p : process(s, r)
13:
     begin
       if r = '1' and s /= '1' then
14:
15:
            q <= '0';
       elsif s = '1' and r /= '1' then
16:
17:
           q <= '1';
18:
        elsif s = '1' and r = '1' then
           q <= 'U';
19:
20:
          end if;
21:
       end process;
22:
23: end structural;
```