1

register8.vhd

```
12/11/17
22:55:34
```

```
1: library STD;
   2: library IEEE;
   3: use IEEE.std_logic_1164.all;
   5: entity register8 is
   6:
          port(
   7:
             d
                     : in std_logic_vector(7 downto 0);
   8:
                     : in std_logic;
              clk
   9:
              reset : in std_logic;
   10:
              Gnd : in std_logic;
  11:
                     : out std_logic_vector(7 downto 0)
  12:
          );
  13: end register8;
  15: architecture structural of register8 is
  17:
          component dff_reset
   18:
          port(
   19:
              Ы
                     : in std_logic;
   20:
                     : in std_logic;
              clk
              reset : in std_logic;
   21:
   22:
              Gnd : in std_logic;
   23:
              q
                     : out std_logic
   24:
          );
   25:
          end component;
   26:
   27:
          for register0, register1, register2, register3, register4, register5, regi
ster6, register7 : dff_reset use entity work.dff_reset(structural);
   28:
   29: begin
   30:
   31:
          register0 : dff_reset port map(d(0), clk, reset, Gnd, q(0));
          register1 : dff_reset port map(d(1), clk, reset, Gnd, q(1));
   32:
          register2 : dff_reset port map(d(2), clk, reset, Gnd, q(2));
   33:
          register3 : dff_reset port map(d(3), clk, reset, Gnd, q(3));
   34:
          register4 : dff_reset port map(d(4), clk, reset, Gnd, q(4));
   35:
   36:
          register5 : dff_reset port map(d(5), clk, reset, Gnd, q(5));
   37:
          register6 : dff_reset port map(d(6), clk, reset, Gnd, q(6));
   38:
          register7 : dff_reset port map(d(7), clk, reset, Gnd, q(7));
   39:
   40: end structural;
```