1

## Cache Row Test.vhd

```
1: library IEEE;
    2: library STD;
   3: use IEEE.std logic 1164.all;
   5: entity Cache_Row_Test is
   7: end Cache_Row_Test;
   8:
   9: architecture test of Cache_Row_Test is
   10:
          component Cache_Cell_Row
   11:
   12:
          port (
                         : in std logic vector(7 downto 0);
  13:
              Data In
  14:
              Tag In
                         : in std logic vector(2 downto 0);
              Col0 Rd En : in std logic;
  15:
   16:
              Coll_Rd_En : in std_logic;
              Col2_Rd_En : in std_logic;
   17:
              Col3_Rd_En : in std_logic;
   18:
              Col0_Wr_En : in std_logic;
   19:
   20:
              Coll_Wr_En : in std_logic;
   21:
              Col2_Wr_En : in std_logic;
   22:
              Col3_Wr_En : in std_logic;
   23:
              Tag_Wr_En : in std_logic;
   24:
              Row_Rd_En :
                             in std logic;
              Row_Wr_En :
                             in std_logic;
   25:
   26:
              Gnd
                             in std_logic;
   27:
              reset
                             in std logic;
   28:
              Data_Out
                             out std_logic_vector(7 downto 0);
   29:
              Tag_Out
                         :
                             out std_logic_vector(2 downto 0);
   30:
              Valid Out :
                             out std logic
   31:
   32:
          end component;
   33:
   34:
          signal s_Data_In
                                    std_logic_vector(7 downto 0);
   35:
          signal s_Tag_In
                                    std_logic_vector(2 downto 0);
   36:
          signal s_Col0_Rd_En :
                                    std logic;
   37:
          signal s_Col1_Rd_En :
                                    std_logic;
   38:
          signal s_Col2_Rd_En :
                                    std logic;
                                    std logic;
   39:
          signal s Col3 Rd En :
   40:
          signal s_Col0_Wr_En :
                                    std_logic;
   41:
          signal s Coll Wr En :
                                    std logic;
   42:
          signal s Col2 Wr En :
                                    std logic;
          signal s_Col3_Wr_En :
   43:
                                    std_logic;
          signal s_Tag_Wr_En :
   44:
                                    std logic;
   45:
          signal s Row Rd En :
                                    std logic;
   46:
          signal s_Row_Wr_En :
                                    std_logic;
   47:
          signal s_Gnd
                                    std_logic;
   48:
          signal s_reset
                                    std logic;
   49:
          signal s_Data_Out :
                                    std_logic_vector(7 downto 0);
   50:
          signal s Tag Out
                                    std_logic_vector(2 downto 0);
   51:
          signal s Valid Out :
                                    std logic;
   52:
   53:
          for row : Cache Cell Row use entity work.Cache Cell Row(structural);
   54:
   55: begin
   56:
   57:
          row: Cache_Cell_Row port map(s_Data_In, s_Tag_In, s_Col0_Rd_En, s_Col1
_Rd_En, s_Col2_Rd_En, s_Col3_Rd_En, s_Col0_Wr_En, s_Col1_Wr_En, s_Col2_Wr_En, s_Col3_W
r_En, s_Tag_Wr_En, s_Row_Rd_En, s_Row_Wr_En, '0', s_reset, s_Data_Out, s_Tag_Out, s_Va
lid_Out);
  58:
                 process
```

```
begin
61:
           s reset <= '0';
62:
           s row Wr En <= '0';
63:
           wait for 5 ns;
64:
65:
           s_reset <= '1', '0' after 10 ns;
66:
           wait for 15 ns;
           s_Data_In <= "00000001";
67:
68:
           s_Col0_Wr_En <= '1';
69:
           s_Row_Wr_En <= '1';
           s_Tag_In <= "010";
70:
71:
           wait for 10 ns;
72:
           s_Tag_Wr_En <= '1';
73:
           s Data In <= "00000010";
74:
           s Col0 Wr En <= '0';
75:
           s_Col1_Wr_En <= '1';
76:
           wait for 10 ns;
77:
           s_Tag_Wr_En <= '0';
78:
           s_Data_In <= "00010000";
79:
           s_Col1_Wr_En <= '0';
80:
           s_Col2_Wr_En <= '1';
81:
           wait for 10 ns;
82:
           s_Data_In <= "01110000";
83:
           s_Col2_Wr_En <= '0';
84:
           s_Col3_Wr_En <= '1';
85:
           wait for 10 ns;
86:
           s Col3 Wr En <= '0';
87:
           s_Row_Wr_En <= '0';
88:
           s_Data_In <= "00000000";
89:
           wait for 10 ns;
           s_Row_Rd_En <= '1';
90:
           s_Col0_Rd_En <= '1';
91:
92:
           wait for 10 ns;
           s_Row_Rd_En <= '0';
93:
           s_Row_Rd_En <= '0';
94:
95:
           wait;
96:
       end process;
97: end test;
```