12/11/17 20:04:52 Cache\_Cell.vhd

```
1: library STD;
2: library IEEE;
3: use IEEE.std_logic_1164.all;
5: entity Cache_Cell is
 6:
       port(
7:
          Data : in std_logic;
8:
          W_En : in std_logic;
          reset : in std_logic;
9:
          Gnd : in std_logic;
10:
11:
          Output : out std logic;
          Rd_En : in std_logic;
12:
13:
          nRd_En : in std_logic
14:
      );
15: end Cache_Cell;
17: architecture structural of Cache_Cell is
18:
19:
       component Dlatch_Reset
20:
       port(
                  : in std_logic;
21:
          d
22:
          clk
                 : in std_logic;
23:
          reset : in std_logic;
24:
          Gnd : in std_logic;
25:
                 : out std_logic
          q
26:
       );
27:
       end component;
28:
29:
       component invX1
30:
                 : in std_logic;
31:
         in1
          out1 : out std_logic
32:
33:
34:
       end component;
35:
36:
       component tx
37:
       port(
38:
          sel
               : in std logic;
           selnot : in std logic;
39:
40:
           input : in std_logic;
41:
           output : out std logic
42:
43:
       end component;
44:
45:
       component or2
46:
       port(
47:
        in1
                : in std_logic;
48:
          in2
               : in std_logic;
          out1 : out std_logic
49:
50:
       );
51:
       end component;
52:
53:
       signal Dout : std logic;
54:
       signal b1 : std_logic; --buffer intermediate signal
       signal bout : std_logic; --buffer output
55:
       signal eout : std_logic; --enable signal going into Dlatch
56:
57:
58:
       for r_or : or2 use entity work.or2(structural);
59:
                 : Dlatch_Reset use entity work.Dlatch_Reset(structural);
       for dl
60:
       for trans : tx use entity work.tx(structural);
61:
62: begin
```