and4.vhd

```
1: library STD;
 2: library IEEE;
 3: use IEEE.std_logic_1164.all;
 5: entity and4 is
 6: port(
            : in std_logic;
 7: in1
 8:
    in2 : in std_logic;
 9:
    in3 : in std_logic;
    in4 : in std_logic;
10:
11: out1 : out std_logic
12: );
13: end and4;
15: architecture structural of and4 is
17:
      component and2
18:
      port(
19:
      in1
               : in std_logic;
20:
       in2 : in std_logic;
21:
       out1 : out std_logic
22:
      );
23:
      end component;
24:
25:
      signal o1 : std_logic;
26:
      signal o2 : std_logic;
27:
      for og1, og2, og3 : and2 use entity work.and2(structural);
28:
29:
30: begin
31:
32:
      og1 : and2 port map(in1, in2, o1);
```

og2 : and2 port map(in3, in4, o2); og3 : and2 port map(o1, o2, out1);

12/11/17 19:50:34

33:

34: 35:

36: end structural;