1

mux2_1.vhd

```
12/11/17
22:48:45
```

```
1: library STD;
2: library IEEE;
3: use IEEE.std_logic_1164.all;
5: entity mux2_1 is
6: port(
             : in std_logic;
7:
     in1
8:
       in2
            : in std_logic;
9:
            : in std_logic;
      sel
      out1 : out std_logic
10:
11: );
12: end mux2_1;
13:
14: architecture structural of mux2_1 is
15:
16:
       component nand2
17:
       port(
18:
          in1
                  : in std_logic;
19:
           in2
               : in std_logic;
20:
          out1 : out std_logic
21:
       );
22:
       end component;
23:
24:
       component invX1
25:
       port(
       in1
26:
                 : in std_logic;
27:
          out1 : out std_logic
28:
29:
       end component;
30:
       signal n_sel
31:
                        : std_logic;
       signal and1_out
                      : std_logic;
32:
                       : std_logic;
33:
       signal and2_out
34:
       for inv : invX1 use entity work.invX1(structural);
35:
       for and_1, and_2, o : nand2 use entity work.nand2(structural);
36:
37:
38: begin
39:
40:
             : invX1 port map(sel,
                                           n_sel);
41:
       and 1 : nand2 port map(in1,
                                          n sel,
                                                       and1 out);
42:
       and 2 : nand2 port map(in2,
                                           sel,
                                                    and2 out);
43:
             : nand2 port map(and1_out, and2_out, out1);
44:
45: end structural;
```