

Cache_Row_Test.vhd

```

1: library IEEE;
2: library STD;
3: use IEEE.std_logic_1164.all;
4:
5: entity Cache_Row_Test is
6:
7: end Cache_Row_Test;
8:
9: architecture test of Cache_Row_Test is
10:
11:     component Cache_Cell_Row
12:     port(
13:         Data_In      : in  std_logic_vector(7 downto 0);
14:         Tag_In       : in  std_logic_vector(2 downto 0);
15:         Col0_Rd_En    : in  std_logic;
16:         Coll_Rd_En    : in  std_logic;
17:         Col2_Rd_En    : in  std_logic;
18:         Col3_Rd_En    : in  std_logic;
19:         Col0_Wr_En    : in  std_logic;
20:         Coll_Wr_En    : in  std_logic;
21:         Col2_Wr_En    : in  std_logic;
22:         Col3_Wr_En    : in  std_logic;
23:         Tag_Wr_En     : in  std_logic;
24:         Row_Rd_En     : in  std_logic;
25:         Row_Wr_En     : in  std_logic;
26:         Gnd           : in  std_logic;
27:         reset         : in  std_logic;
28:         Data_Out      : out std_logic_vector(7 downto 0);
29:         Tag_Out       : out std_logic_vector(2 downto 0);
30:         Valid_Out     : out std_logic;
31:     );
32: end component;
33:
34: signal s_Data_In      : std_logic_vector(7 downto 0);
35: signal s_Tag_In       : std_logic_vector(2 downto 0);
36: signal s_Col0_Rd_En   : std_logic;
37: signal s_Coll_Rd_En   : std_logic;
38: signal s_Col2_Rd_En   : std_logic;
39: signal s_Col3_Rd_En   : std_logic;
40: signal s_Col0_Wr_En   : std_logic;
41: signal s_Coll_Wr_En   : std_logic;
42: signal s_Col2_Wr_En   : std_logic;
43: signal s_Col3_Wr_En   : std_logic;
44: signal s_Tag_Wr_En    : std_logic;
45: signal s_Row_Rd_En    : std_logic;
46: signal s_Row_Wr_En    : std_logic;
47: signal s_Gnd          : std_logic;
48: signal s_reset        : std_logic;
49: signal s_Data_Out     : std_logic_vector(7 downto 0);
50: signal s_Tag_Out      : std_logic_vector(2 downto 0);
51: signal s_Valid_Out    : std_logic;
52:
53: for row : Cache_Cell_Row use entity work.Cache_Cell_Row(structural);
54:
55: begin
56:
57:     row : Cache_Cell_Row port map(s_Data_In, s_Tag_In, s_Col0_Rd_En, s_Coll
_Rd_En, s_Col2_Rd_En, s_Col3_Rd_En, s_Col0_Wr_En, s_Coll_Wr_En, s_Col2_Wr_En, s_Col3_W
r_En, s_Tag_Wr_En, s_Row_Rd_En, s_Row_Wr_En, '0', s_reset, s_Data_Out, s_Tag_Out, s_Va
lid_Out);
58:
59:     p : process
60:
61:         begin
62:             s_reset <= '0';
63:             s_row_Wr_En <= '0';
64:             wait for 5 ns;
65:
66:             s_reset <= '1', '0' after 10 ns;
67:             wait for 15 ns;
68:             s_Data_In <= "00000001";
69:             s_Col0_Wr_En <= '1';
70:             s_Row_Wr_En <= '1';
71:             s_Tag_In <= "010";
72:             wait for 10 ns;
73:             s_Tag_Wr_En <= '1';
74:             s_Data_In <= "00000010";
75:             s_Col0_Wr_En <= '0';
76:             s_Coll_Wr_En <= '1';
77:             wait for 10 ns;
78:             s_Tag_Wr_En <= '0';
79:             s_Data_In <= "00010000";
80:             s_Coll_Wr_En <= '0';
81:             s_Col2_Wr_En <= '1';
82:             wait for 10 ns;
83:             s_Data_In <= "01110000";
84:             s_Col2_Wr_En <= '0';
85:             s_Col3_Wr_En <= '1';
86:             wait for 10 ns;
87:             s_Col3_Wr_En <= '0';
88:             s_Row_Wr_En <= '0';
89:             s_Data_In <= "00000000";
90:             wait for 10 ns;
91:             s_Row_Rd_En <= '1';
92:             s_Col0_Rd_En <= '1';
93:             wait for 10 ns;
94:             s_Row_Rd_En <= '0';
95:             s_Row_Rd_En <= '0';
96:             wait;
97:         end process;
98:     end test;

```