1

12/11/17 23:05:28

chip_full_test.vhd

```
1: -- Entity: chip full test
 2: -- Architecture : test
                                                                                      64:
                                                                                             write (out line, string'(" Memory data: "));
 3: -- Author: cpatel2
                                                                                      65:
                                                                                             write (out line, mem data);
 4: -- Created On: 11/01/05
                                                                                      66:
                                                                                             writeline(output, out_line);
5: --
                                                                                      67:
                                                                                             writeline(output, out_line);
6: library IEEE;
                                                                                      68:
 7: use IEEE.std_logic_1164.all;
                                                                                      69:
                                                                                             write (out_line, string'(" Busy: "));
8: use IEEE.std_logic_textio.all;
                                                                                      70:
                                                                                             write (out_line, busy);
9: use IEEE.std_logic_arith.all;
                                                                                      71:
                                                                                             write (out_line, string'(" Memory Enable: "));
10: use STD.textio.all;
                                                                                      72:
                                                                                             write (out_line, mem_en);
                                                                                      73:
                                                                                             writeline(output, out_line);
12: entity chip_full_test is
                                                                                      74:
                                                                                      75:
                                                                                             write (out_line, string'(" Memory Address: "));
14: end chip_full_test;
                                                                                             write (out line, mem add);
                                                                                      77:
                                                                                             writeline(output, out line);
16: architecture test of chip_full_test is
                                                                                      78:
17:
                                                                                      79:
                                                                                             write (out_line, string'(" -----")
18:
    component chip
19:
       port (
                                                                                      80:
                                                                                             writeline(output, out_line);
20:
         cpu_add
                    : in std_logic_vector(7 downto 0);
                                                                                      81:
21:
         cpu_data : inout std_logic_vector(7 downto 0);
                                                                                      82:
22:
         cpu_rd_wrn : in std_logic;
                                                                                      83: end print_output;
23:
         start : in std_logic;
                                                                                      84:
24:
         clk
                    : in std_logic;
                                                                                      85: for c1 : chip use entity work.chip(structural);
25:
         reset
                    : in std_logic;
                                                                                      86:
26:
         mem_data : in std_logic_vector(7 downto 0);
                                                                                      87: begin
27:
         Vdd
                    : in std logic;
                                                                                      88:
28:
         Gnd
                    : in std_logic;
                                                                                      89:
                                                                                            Vdd <= '1';
29:
         busy
                    : out std_logic;
                                                                                      90:
                                                                                            Gnd <= '0';
30:
                    : out std logic;
                                                                                      91: clk <= clock;
         mem en
         mem_add : out std_logic_vector(7 downto 0));
31:
                                                                                      92:
                                                                                            c1 : chip port map (cpu_add, cpu_data, cpu_rd_wrn, start, clk, reset, mem_da
32:
      end component;
33:
                                                                                    ta, Vdd, Gnd, busy, mem_en, mem_add);
34:
                                                                                      94:
35:
                                                                                      95:
                                                                                            clking : process
36:
        shared variable done : boolean := false;
                                                                                      96:
                                                                                            begin
37:
                                                                                      97:
                                                                                              if done = true then
38:
      signal Vdd, Gnd: std logic;
                                                                                      98:
                                                                                                  wait;
39:
      signal cpu add, cpu data, mem data, mem add: std logic vector(7 downto 0);
                                                                                      99:
                                                                                              else
      signal cpu_rd_wrn, reset, clk, start, clock, busy, mem_en: std_logic;
                                                                                      100:
                                                                                                  clock<= '1', '0' after 5 ns;
                                                                                      101:
                                                                                                  wait for 10 ns;
42:
      signal clk count: integer:=0;
                                                                                     102:
                                                                                              end if;
43:
                                                                                     103:
                                                                                            end process clking;
44: procedure print output is
                                                                                     104:
                                                                                     105: io_process: process
45:
       variable out_line: line;
                                                                                     106:
46:
47:
                                                                                     107:
                                                                                              file infile : text is "./chip_full_in.txt";
                                                                                     108:
                                                                                              variable buf: line;
48:
      write (out_line, string' (" Clock: "));
49:
      write (out_line, clk_count);
                                                                                     109:
                                                                                              variable value: std_logic_vector(7 downto 0);
50:
      write (out_line, string'(" Start: "));
                                                                                     110:
                                                                                              variable value1: std logic;
51:
      write (out line, start);
                                                                                     111:
52:
       write (out_line, string'(" Cpu Read/Write: "));
                                                                                     112:
                                                                                            begin
       write (out_line, cpu_rd_wrn);
                                                                                     113:
53:
       write (out line, string'(" Reset: "));
                                                                                     114:
                                                                                              while not (endfile(infile)) loop
54:
55:
       write (out_line, reset);
                                                                                     115:
                                                                                     116:
56:
       writeline(output, out_line);
                                                                                                wait until rising_edge(clock);
                                                                                     117:
57:
                                                                                     118:
58:
       write (out_line, string' (" CPU address: "));
                                                                                                readline(infile, buf);
59:
       write (out_line, cpu_add);
                                                                                     119:
60:
       write (out_line, string'(" CPU data: "));
                                                                                     120:
                                                                                                readline(infile, buf);
       write (out_line, cpu_data);
                                                                                     121:
61:
                                                                                                read(buf, value);
       writeline(output, out_line);
                                                                                     122:
                                                                                                cpu_add <= value;
```

2

chip_full_test.vhd

```
readline(infile, buf);
  124:
  125:
             read(buf, value);
             cpu_data <= value;
  126:
  127:
             readline(infile, buf);
  128:
             read(buf, value1);
  129:
  130:
             cpu_rd_wrn <= value1;</pre>
  131:
  132:
             readline(infile, buf);
  133:
             read(buf, value1);
             start <= value1;
  134:
  135:
             readline(infile, buf);
  136:
  137:
             read(buf, value1);
             reset <= value1;
  138:
  139:
  140:
             clk_count <= clk_count+1;</pre>
  141:
             wait until falling_edge(clock);
  142:
  143:
  144:
             readline(infile, buf);
  145:
             read(buf, value);
             mem_data <= value;</pre>
  146:
  147:
  148:
           end loop;
  149:
           done := true;
  150:
           wait;
  151:
  152:
         end process io_process;
  153:
  154: print_process: process
  155:
  156:
         variable out_line: line;
  157:
  158: begin
  159:
  160:
         wait until ((falling_edge(clock) and start ='1') or busy'EVENT or mem_en'EVE
NT);
  161:
         wait for 1 ns;
  162:
         print_output;
  163:
  164: end process print_process;
  165:
  166: end test;
```

12/11/17 23:05:28