1

12/11/17 22:28:20

Counter_Test.vhd

```
1: library STD;
                                                                                                  start
                                                                                                              =>
                                                                                                                 s start,
 2: library IEEE;
                                                                                      64:
                                                                                                  Vdd
                                                                                                                 111,
 3: use IEEE.std logic 1164.all;
                                                                                      65:
                                                                                                  Gnd
                                                                                                                  0',
 4: use IEEE.std_logic_textio.all;
                                                                                      66:
                                                                                                  reset
                                                                                                                 s_reset,
 5: use STD.textio.all;
                                                                                      67:
                                                                                                  busy
                                                                                                                 s busy,
 6:
                                                                                      68:
                                                                                                  rd_wr_o
                                                                                                              => s_rd_wr_o,
 7: entity Counter_Test is
                                                                                      69:
                                                                                                  cache_write => s_cache_write,
 8:
                                                                                      70:
                                                                                                  rm_wr_en
                                                                                                             => s_rm_wr_en,
                                                                                      71:
9: end Counter_Test;
                                                                                                  wr_hit
                                                                                                              => s_wr_hit,
                                                                                      72:
10:
                                                                                                  cpu_dout_en => s_cpu_dout_en,
                                                                                                  mem_enable => s_mem_enable,
11: architecture test of Counter Test is
                                                                                      73:
                                                                                                  write_0
                                                                                      74:
                                                                                                              => s write 0,
12:
13:
        component Counter
                                                                                      75:
                                                                                                  write 1
                                                                                                              => s write 1.
14:
       port(
                                                                                      76:
                                                                                                  write 2
                                                                                                              => s write 2,
15:
                           in std logic;
                                                                                      77:
                                                                                                  write 3
                                                                                                              => s write 3
16:
                           in std_logic; --1 hit 0 miss
                                                                                      78:
                                                                                              );
                           in std_logic; --1 read 0 write
17:
            rd wr
                                                                                      79:
18:
            start
                           in std logic;
                                                                                      80:
                                                                                                      : process
                           in std_logic;
19:
           DbV
                                                                                      81:
                      : in std_logic;
                                                                                      82:
20:
           Gnd
                                                                                                      if done then
                                                                                      83:
21:
           reset
                           in std_logic;
                                                                                                          wait;
22:
           busy
                           out std_logic;
                                                                                      84:
                                                                                                      else
23:
           rd_wr_o
                           out std logic;
                                                                                      85:
                                                                                                         s clk <= '1', '0' after 5 ns;
24:
            cache_write :
                           out std logic;
                                                                                      86:
                                                                                                          wait for 10 ns;
                           out std logic;
                                                                                      87:
25:
           rm_wr_en :
                                                                                                      end if;
26:
           wr hit
                           out std logic;
                                                                                      88:
                                                                                              end process;
27:
           cpu_dout_en :
                           out std logic;
                                                                                      89:
28:
           mem_enable :
                           out std_logic;
                                                                                      90:
                                                                                              main
                                                                                                     : process
29:
            write_0
                           out std_logic; --write word0 to cache
                                                                                      91:
30:
            write 1
                           out std logic; --write word1 to cache
                                                                                      92:
                                                                                                  variable v clk
                                                                                                                             std logic;
                           out std_logic; --write word2 to cache
31:
           write_2
                      :
                                                                                      93:
                                                                                                  variable v_hit_miss
                                                                                                                             std_logic;
                           out std_logic --write word3 to cache
32:
                                                                                      94:
                                                                                                  variable v_rd_wr
                                                                                                                             std_logic;
            write_3
33:
                                                                                      95:
                                                                                                  variable v busy
                                                                                                                             std logic;
34:
                                                                                      96:
                                                                                                  variable v_start
                                                                                                                         :
                                                                                                                             std_logic;
        end component;
35:
                                                                                      97:
                                                                                                  variable v_write_0
                                                                                                                             std_logic;
36:
        signal s clk
                           : std logic;
                                                                                      98:
                                                                                                  variable v write 1
                                                                                                                             std logic;
37:
        signal s_hit_miss : std_logic := '0';
                                                                                      99:
                                                                                                  variable v_write_2
                                                                                                                         : std_logic;
38:
        signal s rd wr
                          : std logic := 'Z';
                                                                                     100:
                                                                                                  variable v write 3
                                                                                                                         : std logic;
39:
        signal s start
                          : std logic := '0';
                                                                                     101:
40:
        signal s_reset
                        : std_logic;
                                                                                     102:
                                                                                              begin
41:
        signal s busy
                          : std logic;
                                                                                     103:
                                                                                                              <= '1';
                                                                                                  s reset
42:
        signal s rd wr o : std logic;
                                                                                     104:
                                                                                                  wait for 20 ns;
        signal s_cache_write: std_logic;
                                                                                                              <= '0';
43:
                                                                                     105:
                                                                                                  s_reset
44:
        signal s_rm_wr_en : std_logic;
                                                                                     106:
                                                                                                  wait for 10 ns;
45:
        signal s wr hit : std logic;
                                                                                     107:
                                                                                                  s rd wr
                                                                                                              <= '1';
46:
        signal s_cpu_dout_en: std_logic;
                                                                                     108:
                                                                                                  s start
                                                                                                              <= '1';
47:
        signal s_mem_enable : std_logic;
                                                                                     109:
                                                                                                  wait for 10 ns;
48:
        signal s_write_0 : std_logic;
                                                                                     110:
                                                                                                  s rd wr
                                                                                                             <= '7';
49:
        signal s_write_1
                          :
                              std logic;
                                                                                     111:
                                                                                                  s start
                                                                                                              <= '0';
50:
        signal s_write_2 :
                               std logic;
                                                                                     112:
                                                                                                  s hit miss <= '0';
51:
        signal s write 3
                         : std logic;
                                                                                     113:
                                                                                                  wait for 190 ns;
52:
                                                                                     114:
                                                                                                  s start
                                                                                                             <= '1';
53:
        shared variable done : boolean := false;
                                                                                     115:
                                                                                                  s rd wr
                                                                                                              <= '1';
54:
                                                                                     116:
                                                                                                  wait for 10 ns;
55:
        for asdt : Counter use entity work.Counter(structural);
                                                                                     117:
                                                                                                  s rd wr
                                                                                                             <= 'Z';
                                                                                                              <= '0';
                                                                                     118:
56:
                                                                                                  s start
                                                                                     119:
                                                                                                  s_hit_miss <= '1';
57: begin
                                                                                     120:
58:
                                                                                                  wait for 40 ns;
                                                                                                             <= '0';
59:
        asdt
             : Counter port map(
                                                                                     121:
                                                                                                  s_rd_wr
60:
                                                                                     122:
                                                                                                              <= '1';
           clk
                       => s_clk,
                                                                                                  s_start
                                                                                     123:
                                                                                                  s_hit_miss <= '0';
61:
           hit miss
                       => s_hit_miss,
62:
           rd wr
                                                                                     124:
                                                                                                  wait for 10 ns;
                       => s_rd_wr,
```

12/11/17 22:28:20 Counter_Test.vhd

```
s_rd_wr
                           <= 'Z';
126:
              s_start
                        <= '0';
127:
              wait for 50 ns;
             s_rd_wr <= '0';
s_start <= '1';
s_hit_miss <= '1';
128:
129:
130:
131:
             wait for 10 ns;
             s_rd_wr <= 'Z';
s_start <= '0';
132:
133:
134:
             wait for 50 ns;
135:
             done := true;
136:
             wait;
137:
      end process;
138: end test;
```