1

12/11/17 22:24:56

Cache_Block_Test.vhd

```
1: library STD;
   2: library IEEE;
   3: use IEEE.std logic 1164.all;
   5: entity Cache_Block_Test is
   6:
   7: end Cache_Block_Test;
   8:
   9: architecture test of Cache_Block_Test is
   10:
           component Cache_Block
   11:
   12:
          port (
  13:
              Data In
                          : in std_logic_vector(7 downto 0);
  14:
              Tag In
                          : in std logic vector(2 downto 0);
              Set Valid : in std logic;
  15:
   16:
              Rd Wr
                             in std_logic;
              Cache_Write : in std_logic;
   17:
   18:
              Col En
                       : in std_logic_vector(3 downto 0);
                          : in std_logic_vector(7 downto 0);
   19:
              Row_En
   20:
              Tag_Wr_En : in std_logic;
   21:
              Gnd
                        : in std_logic;
   22:
              reset
                         : in std_logic;
   23:
              enable
                         : in std_logic;
   24:
              Data_Out :
                             out std_logic_vector(7 downto 0);
                       : out std_logic_vector(2 downto 0);
   25:
              Tag Out
   26:
              Valid Out : out std logic
   27:
   28:
          end component;
   29:
   30:
          signal Data In, Row En, Data Out
                                                 std logic vector(7 downto 0);
   31:
          signal Tag_In, Tag_Out
                                                 std_logic_vector(2 downto 0);
   32:
                                             : std_logic_vector(3 downto 0);
          signal Col_En
   33:
          signal Set_Valid, Rd_Wr, Cache_Write, Tag_Wr_En, reset, enable, Valid_Out
  : std_logic;
   34:
   35:
          for asdf
                     : Cache_Block use entity work.Cache_Block(structural);
   36:
   37: begin
   38:
                : Cache_Block port map(Data_In, Tag_In, Set_Valid, Rd_Wr, Cache_
Write, Col En, Row En, Tag Wr En, '0', reset, enable, Data Out, Tag Out, Valid Out);
   40:
   41:
          p : process
   42:
          begin
   43:
              Data In <= "0000000";
   44:
              Tag_In <= "000";
              Set_Valid <= '0';
   45:
              Rd Wr <= '0';
   46:
   47:
              Cache Write <= '0';
   48:
              Col En <= "0000";
              Row En <= "00000000";
   49:
   50:
              Tag Wr En <= '0';
   51:
              reset <= '1';
   52:
              wait for 5 ns;
   53:
              reset <= '0';
   54:
              wait for 5 ns;
   55:
              Row_En <= "00100000";
   56:
              Col_En <= "1000";
   57:
              Data_In <= "11111111";
   58:
              rd_wr <= '1';
              Tag_In <= "010";
   59:
   60:
              wait for 5 ns;
```

```
Cache Write <= '1';
62:
            Set Valid <= '1';
63:
            Tag Wr En <= '1';
64:
            wait for 5 ns;
65:
            Cache Write <= '0';
66:
            Set Valid <= '0';
67:
            Tag_Wr_En <= '0';
68:
            rd_wr <= '0';
69:
            wait for 5 ns;
70:
            Row En <= "10000000";
71:
            Col En <= "0100";
72:
            Data In <= "11110000";
73:
            Tag In <= "001";
74:
            wait for 5 ns;
75:
            Cache Write <= '1';
76:
            Set_Valid <= '1';</pre>
77:
            Tag_Wr_En <= '1';
78:
            wait for 5 ns;
79:
            Cache_Write <= '0';
80:
            Set_Valid <= '0';</pre>
81:
            Tag_Wr_En <= '0';
82:
            wait for 5 ns;
83:
            rd_wr <= '1';
84:
            Row_En <= "00100000";
85:
            Col En <= "1000";
86:
            wait for 5 ns;
87:
            Row En <= "10000000";
88:
            Col_En <= "0100";
89:
            wait for 5 ns;
90:
            wait;
91:
        end process;
92: end test;
```