

# CMPE 315: Principles of VLSI Design

## Project Cover Page

Project Part 1

Name: Brian Weber  
Section: CMPE640 01

Date Submitted: 11/22/2017

TA / Grader Use Only:  
Late Submission Deduction (20% per day):

Other Deductions:

Final Lab Grade:

Comments to student:

## Contents

|          |   |           |
|----------|---|-----------|
| <b>1</b> | <b>Current Status of Code (Read Me)</b> | <b>1</b>  |
| <b>2</b> | <b>Entity Hierarchy</b>                 | <b>1</b>  |
| <b>3</b> | <b>Chip</b>                             | <b>2</b>  |
| <b>4</b> | <b>Counter (State Machine)</b>          | <b>5</b>  |
| 4.1      | rd_wr_hit_miss_reg . . . . .            | 7         |
| 4.2      | SR18 . . . . .                          | 8         |
| <b>5</b> | <b>Cache_Block</b>                      | <b>9</b>  |
| <b>6</b> | <b>Decoder</b>                          | <b>10</b> |
| <b>7</b> | <b>Hit Miss</b>                         | <b>11</b> |
| <b>8</b> | <b>Register8 and OutputEnable</b>       | <b>11</b> |

## 1 Current Status of Code (Read Me)

Before getting into the bulk of the report I would like to write a short summary of the status of my code. In it's current state, it works completely and matches both test benches posted on Dr. Patel's website, with one small exception: in the beginning of test bench 2, reset has to be asserted for an extra clock cycle in order to reset the valid cells correctly. In addition, I did not have time to clean up my code very much, so it is currently pretty messy. I expect there are many floating signals and unused inputs/outputs of entities that were abandoned as I rushed to fix bugs. I also have not optimized most of my logic for cmos at this point. My first goal was to get the code working, then polish later, but as it turns out, I didn't have any time for polishing. To test, I have been hard coding timings into test benches, and looking at the wave outputs. I do not have time to write different test benches, so I will not have sample input and output files. Instead, I will include the test benches that I have, along with the figures of the correct timing outputs. I got too caught up in trying to make it work perfectly, and ran out of time to do a good job on the report.

## 2 Entity Hierarchy

All entities are paired with architecture "structural".

- i) chip
  - a) Counter
    - 1) rd\_wr\_hit\_miss\_reg

- (i) dff\_reset
  - (ii) Dlatch\_Reset
- 2) SR18
  - (i) dff\_reset\_high
- 3) dff\_reset\_high
- 4) dff\_reset
- 5) srff
- b) Cache\_Block
  - 1) Cache\_Cell\_Row
    - (i) Cache\_Cell\_Valid
      - (a) SRlatch
      - (b) tx
    - (ii) Cache\_Cell\_Tag
      - (a) Cache\_Cell
    - (iii) Cache\_Cell\_Data\_Block
      - (a) Cache\_Cell
- c) Decoder
- d) Hit\_Miss
  - 1) Compare
- e) Output\_Enable
  - 1) tx
- f) register8
  - 1) dff\_reset

### 3 Chip

For the most part, this design sticks to the overall design shown in the prompt. However, this design only uses one decoder to select which cache cell will be operated on, rather than both a decoder and a multiplexor. The chip functions as follows. A read miss will take 19 clocks to complete. A read hit will take 19 clock cycles from the beginning of the busy signal, to when the cache stops outputting data. A read hit will take 2, and write hits and misses take 3. On a read miss, on the second clock cycle, the cache will enable the memory, and pass on the adress from the cpu. 7 clock cycles after enable goes low, the data will arrive on the memory data input. The cache gets 2 cycles to save the data, before the next value from the word of memory arrives. After all four values are written, the cache waits one more clock cycle before outputting the data that was asked for by the cpu. This process can be seen in Figure 1. On a read hit, busy stays high for one clock before going low, and outputting the data. This process can be seen in 2. On write miss, busy goes high for 2 cycles before going




Figure 1: Timing of read miss.




Figure 2: Timing of read hit.

low. No data is read or edited. On a write hit, busy stays high for 2 cycles. The new value is written to the cache, and the new value should be available one cycle after busy goes low. Figures 3 and 4 show a write miss and a write hit respectively. An overall view of the chip is shown in Figure 5.




Figure 3: Timing of write miss.




Figure 4: Timing of write hit.




Figure 5: A high level view of the chip module.

## 4 Counter (State Machine)

The state machine is an entity called Counter, which is centered around a shift register that keeps track of the number of clocks that pass after the busy signal goes high. Depending on hit/miss status of each operation, different things are done depending on the clock count after busy is set high. Another key part of the state machine is a group of registers for storing both the inputs from the cpu, and whether or not there was a hit or a miss. There is an entity called rd\_wr\_hit\_miss\_reg that stores the operation (rd or write), as well as whether it was a hit or miss, and outputs 4 separate lines. Figures 6, 7, 8, and 9 show input and output waveforms that were generated from the test bench Counter\_Test. Figure 10 shows a state diagram of the state machine. Figure 11 shows the high level view of the hierarchy of the state machine. These waveform figures prove the correct operation of the state machine. The definitions of the signals are as follows:

- s\_reset: (Input) The global reset signal.
- s\_clk: (Input) The global clock signal.
- s\_busy: (Output) The global busy signal.
- s\_start: (Input) The start signal from the CPU.
- s\_cpu\_dout\_en: (Output) The signal which enables the transmission gate from cache output to the CPU.
- s\_cache\_write: (Output) The signal which triggers all writes to the cache.
- s\_hit\_miss: (Input) The signal from the Hit\_Miss indicating whether there is a hit or a miss.
- s\_mem\_enable: (Output) The signal that enables external memory.
- s\_rd\_wr: (Input) The rd\_wr signal given from the CPU.
- s\_rd\_wr\_o: (Output) A rd\_wr signal that is sent to other modules after the original rd\_wr is latched.
- s\_rm\_wr\_en: (Output) A signal that allows writing to the cache during a read miss.
- s\_wr\_hit: (Output) A signal that is sent to other modules so they know there was a write hit.
- s\_write[0:3]: (Output) Signals that select which block to be written to during read a read miss.




Figure 6: Counter module timing during read miss.




Figure 7: Counter module timing during read hit.




Figure 8: Counter module timing during write miss.




Figure 9: Counter module timing during write hit.




Figure 10: State diagram of the state machine.

#### 4.1 rd\_wr\_hit\_miss\_reg

This module is responsible for storing the state of rd\_wr, and hit\_miss, as well as generating signals for the current combination. During operation, first rd\_wr is stored, then once hit\_miss is ready, that is latched as well. The rd\_wr value is stored in a D flip flop, and the hit\_miss value is stored in a D Latch. There






Figure 11: High level view of state machine hierarchy.

are other inputs and logic to enable the clock and latch of each. It then uses some simple logic to generate individual signals for each possible combination of **rd\_wr** and **hit\_miss**. As Figure 12 shows, after both, **rd\_wr** and **hit\_miss** are set high, **read\_hit** is set high.

## 4.2 SR18

This module is just a simple shift register to keep track of how long the busy signal is high. Using this, the **rd\_wr\_hit\_miss\_reg**, and some combinational logic, it is relatively easy to determine when certain actions have to be performed. Figure 13 shows how this module counts clocks.




Figure 12: Functionality of the rd\_wr\_hit\_miss\_reg module.




Figure 13: The SR18 module counting clock cycles.

## 5 Cache\_Block

The cache block is a block of positive latch enabled Dlatches, indexed by the cpu address. In front of each D latch is a transmission gate. The inputs and outputs of each row all come from and lead to the same 8 bit bus, but only one row at a time can be selected due to the Decoder module. This prevents conflicts on the outputs as well as prevents more than one row from being written to at a time. The valid cells are asynchronous sr latches, and are set while data is being written from memory during a read miss. Tags are also set at this time. The valid and tag bits are output as soon as a row is selected, however, for a byte to be output, the internal rd\_wr signal must be high, and a column must be selected. The Cache\_Block was split into several modules for convenience. First it is split into rows, called Cache\_Cell\_Row. The rows are split into 4 8 bit data blocks, called Cache\_Cell\_Data\_Block, a tag block called Cache\_Cell\_Tag, and a valid bit, called Cache\_Cell\_Valid. The Valid bit is an sr latch, while the the tag and data blocks are made up of 3 and 8 individual bit modules called Cache\_Cell. This Cache\_Cell is a resettable D latch with a transmission gate in front for enabling output. Figure 14 shows a waveform diagram of the cache block. At 10 ns, the data arrives at the input, the rd signal is turned on, and the row and column are selected. At 15 ns, cache\_write is turned on, writing the input data. Since rd is on, the data shows on the output as well. At 15 ns, the tag and valid bits are also set. Notice that after the rd signal turns off at 20 ns, the data output becomes high impedance, however the tag and valid bits continue to output. At 30 ns, different data is set at a different position. At 40 ns, the old data is read, and at 45 ns, the new data is read. Here is a description of all the signals:

- data.in: (Input) Input data to the cache.

- data\_out: (Output) Output data from the cache.
- rd\_wr: (Input) Internal read write signal used for enabling data output.
- cache\_write: (Input) Signal used to trigger writing of data to cache.
- row\_en: (Input) Signal used for selecting which row to operate on.
- col\_en: (Input) Signal used for selecting which column to operate on.
- tag\_out: (Output) Output of tag of selected row.
- tag\_in: (Input) Input tag to the cache.
- tag\_wr\_en: (Input) Triggers writing the tag to the row.
- set\_valid: (Input) Sets the valid sr latch on the selected row.
- valid\_out: (Output) Output of the selected row's valid bit.
- reset: (Input) Global reset.




Figure 14: Timing diagram showing the functionality of the cache\_block.

## 6 Decoder

The decoder selects which byte operations are to be performed on based on the memory address. It does this asynchronously. It still has to be optimized for cmos. Only one bit of each output is turned on at a time. The first Three bits of input index the row, and the last 2 index the column. Figure 15 shows example inputs and outputs.




Figure 15: Functionality of the decoder module.

## 7 Hit Miss

This module is responsible for determining if there is a hit or a miss, based on the tag from the cache, and the tag from the memory address, as well as the valid bit from the selected row of the cache. There is a hit if both the tags match, and the valid bit is high. This module is asynchronous as well, and because the value of its output may change as the cache is written to (even within the same operation), its initial value is latched within the state machine in the beginning of each operation. There is a module called compare inside Hit\_Miss which is responsible for determining whether the tags are equivalent. Figure 16 shows example inputs and outputs of this module.




Figure 16: Functionality for the Hit\_Miss module.

## 8 Register8 and OutputEnable

These two modules are used to control IO to the cpu and memory. The registers have the data that is sent from the cpu, and the Output.Enable module is used to mask output to the data bus until it is needed. The register8 module uses an array of negative edge trigger D flip flops, and the Output.Enable module uses an array of 8 transmission gates.