1

## Dlatch\_Reset.vhd

```
1: library STD;
2: library IEEE;
3: use IEEE.std_logic_1164.all;
5: entity Dlatch_Reset is
 6:
       port(
7:
         d
                  : in std_logic;
8:
                : in std_logic;
          clk
9:
          reset : in std_logic;
          Gnd : in std_logic;
10:
               : out std_logic
11:
          q
12:
     );
13: end Dlatch_Reset;
15: architecture structural of Dlatch_Reset is
16:
17:
       component Dlatch
18:
       port(
19:
                  : in std_logic;
          d
20:
          clk
                : in std_logic;
          q : out std_logic;
21:
           qbar : out std_logic
22:
23:
       );
24:
       end component;
25:
26:
       component mux2_1
27:
       port(
                  : in std_logic;
28:
          in1
29:
           in2
                : in std_logic;
30:
          sel
                : in std_logic;
          out1 : out std_logic
31:
32:
       );
33:
       end component;
34:
35:
       signal mux_out : std_logic;
36:
37:
       for mux : mux2_1 use entity work.mux2_1(structural);
38:
       for dl : Dlatch use entity work.Dlatch(structural);
39:
40: begin
41:
42:
             : mux2_1 port map(d,
                                           Gnd, reset, mux_out);
43:
              : Dlatch port map(mux_out, clk, q, open);
44:
45: end structural;
```

12/11/17 22:45:28