1

dff_reset.vhd

```
12/11/17
22:44:31
```

```
1: library STD;
2: library IEEE;
3: use IEEE.std_logic_1164.all;
5: entity dff_reset is
 6:
       port(
7:
         d
                 : in std_logic;
8:
                : in std_logic;
          clk
9:
          reset : in std_logic;
          Gnd : in std_logic;
10:
               : out std_logic
11:
          q
12:
     );
13: end dff_reset;
15: architecture structural of dff_reset is
17:
       component dff
18:
       port(
19:
                 : in std_logic;
          d
20:
          clk
                : in std_logic;
21:
               : out std_logic
22:
       );
23:
       end component;
24:
25:
       component mux2_1
26:
       port(
27:
          in1
                 : in std_logic;
                : in std_logic;
28:
           in2
               : in std_logic;
29:
          sel
          out1 : out std_logic
30:
31:
32:
       end component;
33:
34:
       signal mux_out : std_logic;
35:
36:
       for mux : mux2_1 use entity work.mux2_1(structural);
37:
       for dl : dff use entity work.dff(structural);
38:
39: begin
40:
41:
            : mux2_1 port map(d,
                                           Gnd,
                                                 reset, mux_out);
42:
             : dff
                         port map(mux_out, clk,
                                                  q);
43:
44: end structural;
```