12/11/17 23:09:04 chip.vhd

```
1: library STD;
                                                                                       63:
                                                                                               end component;
 2: library IEEE;
                                                                                       64:
 3: use IEEE.std logic 1164.all;
                                                                                       65:
                                                                                               component Decoder
                                                                                       66:
                                                                                               port(
                                                                                       67:
                                                                                                   Mem_Add : in std_logic_vector(4 downto 0);
 5: entity chip is
 6:
       port(
                                                                                       68:
                                                                                                   Col En :
                                                                                                              out std_logic_vector(3 downto 0);
 7:
                           in
                                   std_logic_vector(7 downto 0);
                                                                                       69:
                                                                                                   Row_En : out std_logic_vector(7 downto 0)
           cpu_add
8:
                                   std_logic_vector(7 downto 0);
                                                                                       70:
            cpu_data
                           inout
                                                                                       71:
9:
           cpu_rd_wrn :
                                   std_logic;
                           in
                                                                                               end component;
                                   std_logic;
                                                                                       72:
10:
           start
                           in
           clk
                                   std logic;
                                                                                       73:
11:
                           in
                                                                                               component Hit_Miss
12:
                           in
                                   std logic;
                                                                                       74:
           reset.
                                                                                               port(
                                   std_logic_vector(7 downto 0);
                                                                                       75:
                                                                                                              in std_logic_vector(2 downto 0);
13:
           mem data
                           in
                                                                                                   taq1
14:
            Vdd
                           in
                                   std logic;
                                                                                       76:
                                                                                                   taq2
                                                                                                        : in std logic vector(2 downto 0);
                           in
                                   std logic;
                                                                                       77:
                                                                                                   Valid : in std logic;
15:
            Gnd
16:
           busy
                           out
                                   std_logic;
                                                                                       78:
                                                                                                   HitMiss : out std_logic
                                                                                       79:
17:
            mem_en
                           out
                                   std logic;
18:
            mem_add
                           out
                                   std_logic_vector(7 downto 0)
                                                                                       80:
                                                                                               end component;
19:
        );
                                                                                       81:
                                                                                       82:
20: end chip;
                                                                                               component Output_Enable
21:
                                                                                       83:
                                                                                               port (
22: architecture structural of chip is
                                                                                       84:
                                                                                                   in8
                                                                                                          : in std_logic_vector(7 downto 0);
23:
                                                                                       85:
                                                                                                   enable : in std_logic;
24:
        component Counter
                                                                                       86:
                                                                                                   out8 : out std_logic_vector(7 downto 0)
                                                                                       87:
25:
       port(
26:
           clk
                           in std logic;
                                                                                       88:
                                                                                               end component;
27:
           hit miss
                           in std_logic; --1 hit 0 miss
                                                                                       89:
28:
           rd_wr
                           in std_logic; --1 read 0 write
                                                                                       90:
                                                                                               component register8
29:
            start
                           in std_logic;
                                                                                       91:
                                                                                               port(
30:
           Vdd
                           in std logic;
                                                                                       92:
                                                                                                   d
                                                                                                               in std logic vector(7 downto 0);
                           in std_logic;
                                                                                       93:
31:
           Gnd
                                                                                                   clk
                                                                                                           :
                                                                                                               in std_logic;
                                                                                                   reset :
32:
                           in std_logic;
                                                                                       94:
                                                                                                               in std_logic;
           reset.
33:
                           out std logic;
                                                                                       95:
                                                                                                   Gnd
                                                                                                           : in std logic;
           busy
                           out std_logic;
                     :
                                                                                       96:
                                                                                                           : out std_logic_vector(7 downto 0)
34:
           rd_wr_o
35:
           cache_write :
                           out std logic;
                                                                                       97:
                                                                                               ):
36:
           rm wr en :
                           out std logic;
                                                                                       98:
                                                                                               end component;
37:
           wr_hit
                           out std_logic;
                                                                                       99:
38:
            cpu dout en :
                           out std_logic;
                                                                                      100:
                                                                                               component or2
39:
           mem enable :
                           out std logic;
                                                                                      101:
                                                                                               port(
40:
                           out std_logic; --write word0 to cache
                                                                                      102:
                                                                                                               in std_logic;
            write_0
                                                                                                   in1
41:
            write 1
                           out std logic; --write word1 to cache
                                                                                      103:
                                                                                                   in2
                                                                                                              in std logic;
42:
            write 2
                           out std logic; --write word2 to cache
                                                                                      104:
                                                                                                   out1 : out std logic
                           out std_logic --write word3 to cache
43:
            write_3
                                                                                      105:
                                                                                               );
44:
        );
                                                                                      106:
                                                                                               end component;
                                                                                      107:
45:
        end component;
46:
                                                                                      108:
                                                                                               component nor2
47:
        component Cache Block
                                                                                      109:
                                                                                               port (
48:
                                                                                      110:
                                                                                                               in std_logic;
        port (
                                                                                                   in1
49:
                       : in std_logic_vector(7 downto 0);
                                                                                      111:
                                                                                                   in2
                                                                                                           : in std_logic;
           Data In
                           in std logic vector(2 downto 0);
50:
           Tag In
                                                                                      112:
                                                                                                   out1 : out std logic
            Set Valid :
                           in std_logic;
51:
                                                                                      113:
                                                                                               );
52:
            Rd Wr
                           in std_logic;
                                                                                      114:
                                                                                               end component;
53:
            Cache Write :
                           in std logic;
                                                                                      115:
54:
            Col En
                           in std logic vector(3 downto 0);
                                                                                      116:
                                                                                               component and2
55:
            Row En
                           in std_logic_vector(7 downto 0);
                                                                                      117:
                                                                                               port(
            Tag_Wr_En :
                           in std_logic;
                                                                                      118:
                                                                                                               in std logic;
56:
                                                                                                   in1
57:
                           in std_logic;
                                                                                      119:
                                                                                                               in std logic;
            Gnd
                                                                                                   in2
                           in std_logic;
                                                                                      120:
58:
            reset
                                                                                                   out1
                                                                                                          :
                                                                                                              out std_logic
                                                                                      121:
59:
            Data_Out :
                           out std_logic_vector(7 downto 0);
                                                                                               );
60:
                           out std_logic_vector(2 downto 0);
                                                                                      122:
           Tag_Out
                                                                                               end component;
           Valid_Out :
                           out std_logic
                                                                                      123:
61:
62:
                                                                                      124:
        );
                                                                                               component nand2
```

12/11/17 23:09:04

chip.vhd

```
187:
                                                                                                                         : std logic;
                                                                                                 signal rm wr en
126:
                     : in std logic;
                                                                                        188:
            in1
127:
             in2
                        in std logic;
                                                                                        189:
                                                                                                                                  : invX1 use entity work.invX1(struc
                                                                                                 for nreadwr, nrm, nb, not start
128:
             out1
                    : out std_logic
                                                                                      tural);
129:
                                                                                                 for data_reg, addr_reg : register8 use entity work.register8(structural
                                                                                       190:
130:
         end component;
                                                                                      );
131:
                                                                                        191:
                                                                                                 for decode
                                                                                                                             Decoder use entity work.Decoder(structural);
132:
         component invX1
                                                                                        192:
                                                                                                 for cache
                                                                                                                             Cache_Block use entity work.Cache_Block(struct
133:
                                                                                      ural);
        port(
134:
                        in std logic;
                                                                                       193:
                                                                                                 for hm
                                                                                                                             Hit_Miss use entity work.Hit_Miss(structural);
            in1
135:
            out.1
                   : out std logic
                                                                                        194:
                                                                                                 for state
                                                                                                                             Counter use entity work.Counter(structural);
                                                                                                 for outen0, outen1, outen2
136:
         );
                                                                                        195:
                                                                                                                                : Output Enable use entity work.Output E
137:
         end component;
                                                                                      nable(structural);
138:
                                                                                        196:
                                                                                                 for rnors
                                                                                                                         : nor2 use entity work.nor2(structural);
139:
         --register signals
                                                                                        197:
                                                                                                 for reg en, colen0, colen1, colen2, colen3 : or2 use entity work.or2(struc
140:
         signal addr_reg_out
                                    std_logic_vector(7 downto 0);
                                                                                      tural);
141:
         signal data_reg_out
                                    std_logic_vector(7 downto 0);
                                                                                       198:
                                                                                                 for rm0, rm1, rm2, rm3, colen_wr0, colen_wr1, colen_wr2, colen_wr3 : an
142:
                                                                                      d2 use entity work.and2(structural);
                                                                                        100.
143:
         --cache enable signals
                                                                                                 for oen
                                                                                                                         : nand2 use entity work.nand2(structural);
                                                                                        200:
144:
         signal col_dec_out
                                     std_logic_vector(3 downto 0);
         signal col_en
145:
                                     std_logic_vector(3 downto 0);
                                                                                        201:
146:
         signal row_dec_out
                                     std_logic_vector(7 downto 0);
                                                                                        202: begin
147:
                                                                                        203:
                                                                                                             <= internal_busy;</pre>
148:
         --cache block signals
                                                                                        204:
                                                                                                 busy
                                                                                        205:
                                                                                                                 mem data;
149:
         signal data bus
                                    std_logic_vector(7 downto 0);
                                                                                                 data bus
150:
         signal cache_data_out
                                     std logic vector(7 downto 0);
                                                                                        206:
                                                                                                 nreadwr
                                                                                                             :
                                                                                                                 invX1
                                                                                                                             port map(rdwr, nrdwr);
151:
         signal cache tag out
                                     std logic vector(2 downto 0);
                                                                                        207:
                                                                                                 data req
                                                                                                                 register8
                                                                                                                             port map(cpu_data, reg_clk_en, reset, Gnd, dat
152:
         signal cache_valid_out :
                                     std_logic;
                                                                                      a_reg_out);
153:
                                                                                        208:
                                                                                                 addr_reg
                                                                                                                 register8
                                                                                                                             port map(cpu_add, reg_clk_en, reset, Gnd, addr
154:
         --hit detection
                                                                                      req out);
155:
         signal hitmiss
                                     std_logic;
                                                                                        209:
                                                                                                 decode
                                                                                                                 Decoder
                                                                                                                             port map(addr_reg_out(4 downto 0), col_dec_out
156:
                                                                                      , row_dec_out);
157:
         --state machine signals
                                                                                        210:
                                                                                                             : Cache_Block port map(data_bus, addr_reg_out(7 downto 5), w
                                                                                                 cache
158:
         signal w0
                                    std_logic;
                                                                                      0, rdwr, cache_write, col_en, row_dec_out, w0, Gnd, reset, cache_data_out, cache_tag_o
                                    std_logic;
159:
         signal w1
                                                                                      ut, cache valid out);
160:
         signal w2
                                    std logic;
                                                                                        211:
                                                                                                hm
                                                                                                             : Hit Miss
                                                                                                                             port map(addr_reg_out(7 downto 5), cache_tag_o
161:
         signal w3
                                    std_logic;
                                                                                      ut, cache valid out, hitmiss);
162:
         signal dout en
                                    std logic;
                                                                                        212:
                                                                                                 state
                                                                                                             : Counter
                                                                                                                             port map(clk, hitmiss, cpu rd wrn, start, Vdd,
163:
         signal aout en
                                    std logic;
                                                                                       Gnd, reset, internal busy, rdwr, cache write, rm wr en, wr hit, dout en, aout en, w0,
164:
         signal rdwr
                                    std_logic;
                                                                                       w1, w2, w3);
165:
         signal nrdwr
                                    std logic;
                                                                                        213:
                                                                                                             : Output Enable port map(cache data out, dout en, cpu data);
166:
                                                                                        214:
                                                                                                 outen1
                                                                                                             : Output Enable port map(addr reg out, aout en, mem add);
167:
         --register write enable signals
                                                                                        215:
168:
         signal nstart
                            : std logic;
                                                                                        216:
                                                                                                 --register clock enable
169:
         signal reg clk en
                                : std logic;
                                                                                        217:
                                                                                                 not start : invX1
                                                                                                                             port map(start, nstart);
170:
                                                                                        218:
                                                                                                                 nor2
                                                                                                                              port map(reset, start, reset_nor_start);
                                                                                                 rnors
                                                                                                             •
171:
         --signals for turning off regular block select during write from mem
                                                                                        219:
                                                                                                             :
                                                                                                                or2
                                                                                                                             port map(reset_nor_start, clk, reg_clk_en);
                                                                                                 reg_en
172:
         signal col_dec_en
                                    std logic vector(3 downto 0);
                                                                                        220:
173:
         signal rd miss
                                    std logic;
                                                                                        221:
                                                                                                             <= aout en;
                                                                                                 mem en
                                                                                        222:
174:
         signal nrd miss
                                    std logic;
                                                                                        223:
175:
         signal internal busy
                                    std logic;
                                                                                                 --column enable signals for cache
176:
         signal nbusy
                                     std logic;
                                                                                        224:
                                                                                                 nrm
                                                                                                             :
                                                                                                                 invX1
                                                                                                                             port map(rd miss, nrd miss);
177:
         signal e
                                     std logic;
                                                                                        225:
                                                                                                 nb
                                                                                                                 invX1
                                                                                                                             port map(internal busy, nbusy);
178:
                                                                                        226:
                                                                                                                 nand2
                                                                                                                             port map(rm wr en, internal busy, e);
                                                                                                 oen
                                                                                        227:
179:
         signal delayed_rm
                                    std_logic;
                                                                                                 rm0
                                                                                                                 and2
                                                                                                                             port map(e, col_dec_out(0), col_dec_en(0));
180:
                                                                                        228:
                                                                                                                 and2
                                                                                                                             port map(e, col_dec_out(1), col_dec_en(1));
                                                                                                 rm1
181:
                                                                                        229:
                                                                                                                 and2
                                                                                                                             port map(e, col_dec_out(2), col_dec_en(2));
         signal reset_nor_start :
                                    std_logic;
                                                                                                 rm2
182:
                                                                                        230:
                                                                                                                 and2
                                                                                                 rm3
                                                                                                             .
                                                                                                                             port map(e, col_dec_out(3), col_dec_en(3));
183:
                                                                                        231:
         signal wr_hit
                                    std logic;
                                                                                                 colen0
                                                                                                             :
                                                                                                                 or2
                                                                                                                             port map(w0, col_dec_en(0), col_en(0));
184:
                                                                                        232:
                                                                                                                             port map(w1, col_dec_en(1), col_en(1));
         signal wr_on_wr_hit
                                    std_logic_vector(3 downto 0);
                                                                                                 colen1
                                                                                                                 or2
185:
                                    std_logic_vector(3 downto 0);
                                                                                        233:
                                                                                                                             port map(w2, col_dec_en(2), col_en(2));
         signal wr_on_rd_miss
                                                                                                 colen2
                                                                                                             :
                                                                                                                 or2
186:
         signal cache_write
                                    std_logic;
                                                                                        234:
                                                                                                 colen3
                                                                                                                 or2
                                                                                                                             port map(w3, col_dec_en(3), col_en(3));
```

12/11/17 23:09:04 chip.vhd

```
235:
          colen_wr0 : and2
                                   port map(wr_hit, col_dec_out(0), wr_on_wr_hit
(0));
 236:
         colen_wr1 : and2
                                   port map(wr_hit, col_dec_out(1), wr_on_wr_hit
(1));
 237:
         colen_wr2 : and2
                                   port map(wr_hit, col_dec_out(2), wr_on_wr_hit
(2));
 238:
         colen_wr3 : and2
                                   port map(wr_hit, col_dec_out(3), wr_on_wr_hit
(3));
 239:
 240:
                  : Output_Enable port map(data_reg_out, nrdwr, data_bus);
          outen2
 241:
 242: end structural;
```