1

tx_test.vhd

```
12/11/17
22:59:11
```

```
1: library STD;
 2: library IEEE;
 3: use IEEE.std_logic_1164.all;
 5: entity tx_test is
 7: end tx_test;
 8:
 9: architecture test of tx_test is
10:
       component tx
11:
12:
       port(
13:
        sel : in std_logic;
14:
         selnot : in std_logic;
15:
        input : in std_logic;
         output : out std_logic
16:
17:
18:
       end component;
19:
20:
       signal input, sel, selnot, output : std_logic;
21:
22:
       for asdf : tx use entity work.tx(structural);
23:
24: begin
25:
26:
       asdf : tx port map(sel, selnot, input, output);
27:
28:
       p : process
29:
       begin
30:
          sel <= 'U';
           selnot <= 'U';
31:
32:
          input <= 'U';
33:
           wait for 10 ns;
          sel <= '0';
34:
          selnot <= '1';
35:
36:
           wait for 10 ns;
37:
           wait;
38:
       end process;
39:
40: end test;
```