12/12/17 01:15:05 Counter.vhd

```
1: library STD;
                                                                                                 reset :
                                                                                                            in std logic;
   2: library IEEE;
                                                                                     62:
                                                                                                 Gnd
                                                                                                            in std logic;
   3: use IEEE.std logic 1164.all;
                                                                                     63:
                                                                                                            out std logic
                                                                                                 q
                                                                                     64:
                                                                                             );
  5: entity Counter is
                                                                                     65:
                                                                                             end component;
   6:
         port(
                                                                                     66:
  7:
                        : in std_logic;
                                                                                     67:
                                                                                             component or2
  8:
                            in std_logic; --1 hit 0 miss
                                                                                     68:
                                                                                             port(
             hit miss
                            in std_logic; --1 read 0 write
                                                                                     69:
                                                                                                            in std_logic;
  9:
                                                                                                in1
             rd_wr
  10:
                            in std logic;
                                                                                     70:
                                                                                                            in std logic;
             start
                                                                                                in2
             Vdd
                            in std logic;
                                                                                     71:
                                                                                                out.1 :
                                                                                                           out std logic
 11:
                        : in std logic;
 12:
             Gnd
                                                                                     72:
                                                                                             );
                            in std logic;
                                                                                     73:
 13:
             reset
                                                                                             end component;
 14:
             busy
                            out std logic;
                                                                                     74:
 15:
                            out std logic;
                                                                                     75:
                                                                                             component or3
             rd wr o
  16:
             cache_write :
                            out std_logic; --pulses for one clock to write to cach
                                                                                     76:
                                                                                             port(
                                                                                     77:
                                                                                                            in std logic;
                                                                                                in1
 17:
             rm_wr_en :
                            out std_logic; --disables decoder output while writing
                                                                                     78:
                                                                                                 in2
                                                                                                            in std_logic;
                                                                                     79:
                                                                                                       : in std_logic;
from memory
                                                                                                 in3
                                                                                     80:
                            out std_logic;
                                                                                                out1 : out std_logic
 18:
             wr_hit
 19:
             cpu_dout_en :
                            out std_logic; --enables output to data bus
                                                                                     81:
  20:
             mem_enable :
                            out std_logic; --signals memory to start sending data
                                                                                     82:
                                                                                             end component;
  21:
             write_0 :
                            out std_logic; --write word0 to cache
                                                                                     83:
                            out std_logic; --write word1 to cache
  22:
             write_1
                                                                                     84:
                                                                                             component or5
                            out std_logic; --write word2 to cache
                                                                                     85:
  23:
             write 2
                                                                                             port(
  24:
             write 3
                            out std_logic --write word3 to cache
                                                                                     86:
                                                                                                in1
                                                                                                            in std logic;
  25:
                                                                                     87:
                                                                                                 in2
                                                                                                            in std logic;
  26: end Counter;
                                                                                     88:
                                                                                                 in3
                                                                                                        :
                                                                                                            in std_logic;
  27:
                                                                                     89:
                                                                                                 in4
                                                                                                            in std_logic;
  28: architecture structural of Counter is
                                                                                     90:
                                                                                                 in5
                                                                                                        : in std logic;
                                                                                                       : out std_logic
  29:
                                                                                     91:
                                                                                                out1
  30:
         component rd_wr_hit_miss_reg is
                                                                                     92:
                                                                                             );
  31:
                                                                                     93:
             port(
                                                                                             end component;
  32:
                            : in std_logic;
                                                                                     94:
                rd_wr
                 rd_wr_set_en: in std_logic;
  33:
                                                                                     95:
                                                                                             component and2
  34:
                 hit miss : in std logic;
                                                                                     96:
                                                                                             port(
  35:
                 hit_miss_en : in std_logic;
                                                                                     97:
                                                                                                in1
                                                                                                            in std_logic;
  36:
                 clk
                         : in std logic;
                                                                                     98:
                                                                                                in2
                                                                                                      : in std logic;
  37:
                reset
                            : in std logic;
                                                                                     99:
                                                                                                out1 : out std logic
  38:
                 Gnd
                            : in std_logic;
                                                                                    100:
  39:
                 rd wr o : out std logic;
                                                                                    101:
                                                                                             end component;
  40:
                 rd hit
                         : out std logic;
                                                                                    102:
                           : out std_logic;
                                                                                    103:
  41:
                 wr_hit
                                                                                             component xor2
  42:
                 rd miss
                         : out std logic;
                                                                                    104:
                                                                                             port(
  43:
                         : out std logic
                                                                                    105:
                                                                                                        : in std logic;
                 wr_miss
                                                                                                in1
  44:
             );
                                                                                    106:
                                                                                                in2
                                                                                                       : in std_logic;
         end component;
  45:
                                                                                    107:
                                                                                                out1 : out std logic
  46:
                                                                                    108:
                                                                                             );
  47:
         component SR18
                                                                                    109:
                                                                                             end component;
                                                                                    110:
  48:
         port(
                    : in std logic;
  49:
             clk
                                                                                    111:
                                                                                             component and3
  50:
             reset : in std_logic;
                                                                                    112:
                                                                                             port(
  51:
             Vdd
                    : in std logic;
                                                                                    113:
                                                                                                in1
                                                                                                            in std logic;
  52:
             Gnd
                    : in std logic;
                                                                                    114:
                                                                                                 in2
                                                                                                            in std logic;
  53:
             output : out std_logic_vector(0 to 17)
                                                                                    115:
                                                                                                in3
                                                                                                           in std logic;
                                                                                    116:
                                                                                                 out1 : out std_logic
  54:
  55:
         end component;
                                                                                    117:
                                                                                    118:
  56:
                                                                                             end component;
  57:
                                                                                    119:
         component dff_reset
  58:
                                                                                    120:
         port(
                                                                                             component invX1
  59:
                     : in std_logic;
                                                                                    121:
            d
                                                                                             port(
  60:
                    : in std_logic;
                                                                                    122:
                                                                                                in1
                                                                                                        : in std_logic;
             clk
```

2

## 12/12/17 01:15:05

## Counter.vhd

```
123:
            out1 : out std logic
                                                                                             signal busy internal: std logic := '0';
124:
                                                                                    186:
125:
         end component;
                                                                                    187:
                                                                                             signal done counting:
                                                                                                                   std logic;
                                                                                    188:
126:
127:
                                                                                    189:
                                                                                             signal rd operation :
                                                                                                                   std logic;
         component srff
                                                                                    190:
128:
        port(
                                                                                             signal cdout en :
                                                                                                                   std logic;
129:
            s : in std_logic;
                                                                                    191:
                                                                                             signal s_mem_enable :
                                                                                                                   std_logic;
130:
            r : in std_logic;
                                                                                    192:
            clk: in std logic;
                                                                                    193:
131:
                                                                                             signal r_rd_wr
                                                                                                                   std logic;
            q : out std_logic;
                                                                                                                   std logic;
132:
                                                                                    194:
                                                                                             signal nrd wr
                                                                                                              :
133:
            gbar: out std logic
                                                                                    195:
                                                                                             signal read_miss_wr :
                                                                                                                   std logic;
134:
        );
                                                                                    196:
                                                                                    197:
                                                                                             signal cache wr0
                                                                                                                   std logic;
135:
        end component;
136:
                                                                                    198:
                                                                                             signal cache wr1 :
                                                                                                                   std logic;
137:
        --rd wr hit miss reg output signals
                                                                                    199:
                                                                                             signal cache wr2 :
                                                                                                                   std logic;
                                                                                    200:
138:
         signal r_rd_hit : std_logic;
                                                                                             signal cache_wr_hit :
                                                                                                                   std_logic;
139:
                          : std logic;
                                                                                    201:
        signal r_wr_hit
140:
        signal r_rd_miss : std_logic;
                                                                                    202:
                                                                                             for rm_write0, rm_write1, SR, wrh_or_wrm, rst_busy, rst_sr, rd_op : or2
141:
        signal r_wr_miss : std_logic;
                                                                                  use entity work.or2(structural);
142:
                                                                                    203:
                                                                                             for wh_write, mem_en : and3 use entity work.and3(structural);
143:
                                                                                    204:
                                                                                             for cache_wr, busy_rst, en : or3 use entity work.or3(structural);
144:
        --hit miss latch signals
                                                                                    205:
                                                                                             for wr_rm, reset_and1, reset_and2, reset_and3, enable, srin, w0out, wlout,
145:
         signal hm latch : std logic;
                                                                                   w2out, w3out, dout_set_en, hml : and2 use entity work.and2(structural);
146:
        signal ncount1
                           : std_logic;
                                                                                    206:
                                                                                             for nc1, n2, nrw, not_busy, nbusy_rst, n10, n12, n14, n16, n17 : invX
147:
                                                                                  1 use entity work.invX1(structural);
                                                                                             for busy_reg : srff use entity work.srff(structural);
148:
         --busy SR latch signal
                                                                                    207:
149:
         signal busy in
                        : std logic;
                                                                                    208:
                                                                                             for counter
                                                                                                          : SR18 use entity work.SR18(structural);
150:
                                                                                    209:
                                                                                            for dout_en, mem_en_reg : dff_reset use entity work.dff_reset(structural
151:
        --reset signals
152:
         signal busy reset : std logic := '0';
                                                                                    210:
                                                                                             for rwrhm req : rd wr hit miss req use entity work.rd wr hit miss req(
        signal busy_reg_rst : std_logic;
153:
                                                                                  structural);
154:
        signal sr_reset : std_logic;
                                                                                    211:
                                                                                    212:
155:
                                                                                    213: begin
156:
         --logic signals to set busy_reset
157:
         signal wr_miss_or_rd_hit : std_logic;
                                                                                    214:
158:
        signal wr and clk2
                                   : std logic;
                                                                                    215:
                                                                                            busy <= busy_internal;</pre>
159:
        signal rm_and_clk18
                                   : std logic;
                                                                                    216:
160:
         signal rh and clk1
                                   : std logic;
                                                                                    217:
                                                                                             --cache write logic
161:
                                                                                    218:
                                                                                            rm write0 : or2
                                                                                                                   port map(w0, w1, cache wr0);
162:
         --sr signals
                                                                                    219:
                                                                                            rm_write1 : or2
                                                                                                                   port map(w2, w3, cache_wr1);
163:
         signal n busy
                                   : std logic;
                                                                                    220:
                                                                                             wh write : and3
                                                                                                                   port map(r wr hit, count(1), n 2, cache wr hit);
164:
         signal enable clk
                                   : std logic;
                                                                                    221:
                                                                                             wr hit <= cache wr hit;
         signal enabled_clk
                                  : std_logic;
                                                                                    222:
165:
                                                                                            nrw
                                                                                                       : invX1
                                                                                                                   port map(r_rd_wr, nrd_wr);
166:
        signal nbusy reg reset
                                   : std logic;
                                                                                    223:
                                                                                            cache wr
                                                                                                       :
                                                                                                           or3
                                                                                                                    port map(cache_wr0, cache_wr1, cache_wr_hit, cache
167:
        signal sr input
                                   : std logic;
                                                                                  write);
168:
                                                                                    224 .
                                                                                                        : and2
                                                                                                                   port map(count(7), n_17, rm_wr_en);
                                                                                            wr_rm
169:
        signal count
                           : std logic vector(0 to 17);
                                                                                    225:
170:
                                                                                    226:
                                                                                                        :
                                                                                            SR
                                                                                                           or2
                                                                                                                   port map(busy_internal, start, busy_in);
171:
        --write signals
                                                                                    227:
172:
        signal n 1
                           : std logic;
                                                                                    228:
                                                                                             rwrhm req : rd wr hit miss req port map(rd wr, start, hit miss, hm la
        signal n 2
                           : std logic;
173:
                                                                                  tch, clk, reset, Gnd, r_rd_wr, r_rd_hit, r_wr_hit, r_rd_miss, r_wr_miss);
174:
        signal n 10
                               std logic;
                                                                                    229:
                                                                                            rd wr o <= r rd wr;
175:
        signal n 12
                               std logic;
                                                                                    230:
                                                                                            not busy : invX1 port map(busy internal, n busy);
176:
        signal n 14
                               std logic;
                                                                                    231:
177:
        signal n 16
                                                                                    232:
                               std logic;
                                                                                             --logic for resetting busy
                                                                                    233:
178:
        signal n 17
                               std logic;
                                                                                                                    port map(r_wr_hit, r_wr_miss, wr_miss_or_rd_hit);
                           :
                                                                                             wrh or wrm : or2
        signal w0
179:
                               std logic;
                                                                                    234:
                                                                                            reset and1 : and2
                                                                                                                   port map(wr_miss_or_rd_hit, count(1), wr_and_clk2)
180:
        signal w1
                           : std logic;
181:
                           : std logic;
                                                                                    235:
        signal w2
                                                                                            reset and2 : and2
                                                                                                                   port map(count(17), r_rd_miss, rm_and_clk18);
182:
        signal w3
                           : std_logic;
                                                                                    236:
                                                                                            reset_and3 :
                                                                                                           and2
                                                                                                                   port map(count(0), r_rd_hit, rh_and_clk1);
183:
                                                                                    237:
                                                                                            busy_rst : or3
                                                                                                                   port map(wr_and_clk2, rm_and_clk18, rh_and_clk1, b
184:
        --internal busy
                                                                                  usy_reset);
```

3

## Counter.vhd

```
238:
 239:
         --enables counting
 240:
             : or3
                               port map(busy internal, reset, busy reset, enable
clk);
         enable : and2
 241:
                              port map(clk, enable_clk, enabled_clk);
 242:
 243:
         --holds busy state
 244:
         busy_reg : srff
                              port map(sr_input, busy_reg_rst, clk, busy_interna
1, open);
 245:
 246:
         --counts clocks
 247:
         counter : SR18
                              port map(enabled_clk, n_busy, Vdd, Gnd, count(0 to
17));
 248:
 249:
         --reset signals
 250:
         rst_busy : or2
                               port map(busy_reset, reset, busy_reg_rst);
 251:
         rst_sr : or2
                              port map(n_busy, reset, sr_reset);
 252:
 253:
         nbusy_rst : invX1
                              port map(busy_reg_rst, nbusy_reg_reset);
 254:
         srin : and2
                              port map(nbusy_reg_reset, busy_in, sr_input);
 255:
 256:
         --write signals
 257:
         n2 : invX1 port map(count(2), n_2);
  258:
         n10
                   : invX1
                              port map(count(10), n_10);
  259:
         n12
                   : invX1
                              port map(count(12), n_12);
                  : invX1 port map(count(14), n_14);
  260:
         n14
                 261:
         n16
 262:
         n17
 263:
  264:
         w0out
                 : and2
: and2
                              port map(count(9), n 10, w0);
                              port map(count(11), n_12, w1);
 265:
         wlout
                  : and2
 266:
         w2out
                              port map(count(13), n_14, w2);
                 : and2
 267:
         w3out
                              port map(count(15), n_16, w3);
 268:
 269:
         write_0 <= w0;
 270:
         write 1 <= w1;
 271:
         write_2 <= w2;
 272:
         write 3 <= w3;
 273:
 274:
                : or2
                              port map(r_rd_miss, r_rd_hit, rd_operation);
 275:
         dout set en : and2 port map(busy reset, rd operation, cdout en);
 276:
         dout en : dff reset port map(cdout en, clk, reset, Gnd, cpu dout e
n);
 277:
 278:
                 : and3 port map(count(0), r_rd_miss, n_1, s_mem_enable);
 279:
         mem_en_reg : dff_reset port map(s_mem_enable, clk, reset, Gnd, mem_en
able);
 280:
 281:
         --hit_miss_latch signals
 282:
         hml : and2 port map(count(0), n 1, hm latch);
 283:
                    : invX1 port map(count(1), n_1);
         nc1
 284: end structural;
```

12/12/17 01:15:05