1

## rd\_wr\_hit\_miss\_reg.vhd

```
1: library STD;
                                                                                                    port (
 2: library IEEE;
                                                                                        64:
                                                                                                                    in std logic;
                                                                                                        in1
 3: use IEEE.std logic 1164.all;
                                                                                        65:
                                                                                                        in2
                                                                                                                    in std logic;
                                                                                                                    in std logic;
                                                                                        66:
                                                                                                        in3
 5: entity rd_wr_hit_miss_reg is
                                                                                        67:
                                                                                                                    out std_logic
                                                                                                        out1
 6:
        port(
                                                                                        68:
                                                                                                    );
 7:
                           in std_logic;
                                                                                        69:
            rd_wr
                                                                                                end component;
8:
                           in std_logic;
                                                                                        70:
            rd_wr_set_en:
                           in std_logic;
9:
                                                                                        71:
            hit miss :
                                                                                                component or2
                           in std_logic; --signal for latching hit miss
                                                                                        72:
10:
            hit_miss_en :
                                                                                                    port(
            clk
                           in std logic;
                                                                                        73:
                                                                                                        in1
                                                                                                                    in std logic;
11:
12:
            reset.
                           in std logic;
                                                                                        74:
                                                                                                        in2
                                                                                                                    in std logic;
                           in std logic;
                                                                                                                    out std_logic
13:
            Gnd
                                                                                        75:
                                                                                                        out1
14:
            rd wr o
                            out std logic;
                                                                                        76:
            rd hit
                            out std logic;
                                                                                        77:
                                                                                                end component;
15:
16:
            wr hit
                            out std_logic;
                                                                                        78:
                                                                                        79:
17:
            rd_miss
                            out std_logic;
                                                                                                component invX1
18:
            wr_miss
                            out std_logic
                                                                                        80:
                                                                                                    port (
19:
                                                                                        81:
                                                                                                        in1
                                                                                                                    in std_logic;
                                                                                        82:
                                                                                                                    out std_logic
20: end rd_wr_hit_miss_reg;
                                                                                                        out1
                                                                                        83:
21:
                                                                                                    );
22: architecture structural of rd_wr_hit_miss_reg is
                                                                                        84:
                                                                                                end component;
23:
                                                                                        85:
24:
        component dff_reset
                                                                                        86:
                                                                                                signal n_rd_wr
                                                                                                                    : std_logic;
                                                                                                                        std_logic;
25:
                                                                                        87:
            port(
                                                                                                signal n_hit_miss
                                                                                                                    :
                                                                                                                        std_logic;
26:
                d
                            in std logic;
                                                                                        88:
                                                                                                signal rhit
27:
                clk
                            in std logic;
                                                                                        89:
                                                                                                signal rmiss
                                                                                                                        std logic;
28:
                reset
                            in std_logic;
                                                                                        90:
                                                                                                signal whit
                                                                                                                    :
                                                                                                                        std_logic;
29:
                Gnd
                            in std_logic;
                                                                                        91:
                                                                                                signal wmiss
                                                                                                                        std_logic;
30:
                            out std logic
                                                                                        92:
                a
                                                                                        93:
31:
            );
                                                                                                signal regl_in
                                                                                                                    :
                                                                                                                        std_logic;
32:
                                                                                        94:
                                                                                                signal reg2_in
                                                                                                                    : std_logic;
        end component;
                                                                                        95:
33:
34:
        component Dlatch_Reset
                                                                                        96:
                                                                                                signal latched_rd_wr
                                                                                                                            std_logic;
35:
        port(
                                                                                        97:
                                                                                                signal latched_hit_miss :
                                                                                                                            std_logic;
36:
            d
                       in std logic;
                                                                                        98:
                                                                                                signal nen
                                                                                                                           std logic;
37:
            clk
                    : in std_logic;
                                                                                        99:
                                                                                                signal clk_en1
                                                                                                                           std_logic;
38:
            reset : in std logic;
                                                                                       100:
                                                                                                signal clk en2
                                                                                                                        : std logic;
39:
            Gnd
                    : in std logic;
                                                                                       101:
40:
                    : out std_logic
                                                                                       102:
                                                                                                signal enabled_clk
                                                                                                                            std_logic;
            q
41:
                                                                                       103:
42:
        end component;
                                                                                       104:
                                                                                                signal nreset
                                                                                                                         : std logic;
43:
                                                                                       105:
44:
        component and2
                                                                                       106:
                                                                                                for inv1, inv2, n_en, nrst : invX1 use entity work.invX1(structural);
45:
                                                                                       107:
                                                                                                for and_1, and_2, and_3, and_4, asdf, reglin : and2 use entity work.and2(
            port(
46:
                           in std_logic;
                                                                                     structural);
                in1
47:
                in2
                           in std_logic;
                                                                                       108:
                                                                                                for clk_en, nrsten : or2 use entity work.or2(structural);
48:
                                                                                       109:
                                                                                                for reg1 : dff_reset use entity work.dff_reset(structural);
                            out std_logic
                out.1
49:
                                                                                       110:
                                                                                                for latch : Dlatch_Reset use entity work.Dlatch_Reset(structural);
                                                                                       111:
50:
        end component;
51:
                                                                                       112:
52:
        component and4
                                                                                       113: begin
53:
            port (
                                                                                       114:
54:
                            in std logic;
                                                                                       115:
                                                                                                rd wr o <= latched rd wr;
                in1
55:
                in2
                            in std_logic;
                                                                                       116:
                            in std_logic;
                                                                                       117:
56:
                in3
                                                                                                inv1
                                                                                                            invX1
                                                                                                                         port map(latched_rd_wr, n_rd_wr);
57:
                            in std_logic;
                                                                                       118:
                in4
                                                                                                inv2
                                                                                                            invX1
                                                                                                                        port map(latched_hit_miss, n_hit_miss);
58:
                out1
                            out std_logic
                                                                                       119:
                                                                                                n_en
                                                                                                            invX1
                                                                                                                        port map(rd_wr_set_en, nen);
59:
            ):
                                                                                       120:
                                                                                                nrst
                                                                                                            invX1
                                                                                                                        port map(reset, nreset);
60:
                                                                                       121:
        end component;
                                                                                       122:
                                                                                                       : and2
                                                                                                                        port map(latched_rd_wr, latched_hit_miss, rd_hit);
61:
                                                                                                and 1
62:
                                                                                       123:
                                                                                                and_2
                                                                                                        :
                                                                                                            and2
                                                                                                                        port map(n_rd_wr, latched_hit_miss, wr_hit);
        component and3
```

2

## 12/11/17 22:54:53

## rd\_wr\_hit\_miss\_reg.vhd

```
and_3 : and2
                                port map(latched_rd_wr, n_hit_miss, rd_miss);
 125:
          and_4 : and2
                                port map(n_rd_wr, n_hit_miss, wr_miss);
 126:
 127:
 128:
          clk_en :
                    or2
                                port map(nen, clk, clk_en1);
 129:
         nrsten :
                     or2
                                port map(nreset, clk, clk_en2);
                                port map(clk_en1, clk_en2, enabled_clk);
 130:
         asdf
               : and2
 131:
 132:
                                port map(rd_wr, rd_wr_set_en, reg1_in);
         reglin : and2
 133:
 134:
                : dff_reset port map(reg1_in, enabled_clk, reset, Gnd, latched
         reg1
_rd_wr);
 135:
         latch : Dlatch_Reset port map(hit_miss, hit_miss_en, reset, Gnd, la
tched_hit_miss);
 137: end structural;
```