12/11/17 22:49:23

or3.vhd

1

```
1: library STD;
 2: library IEEE;
 3: use IEEE.std_logic_1164.all;
 5: entity or3 is
 6: port(
             : in std_logic;
 7: in1
 8:
     in2 : in std_logic;
 9:
     in3 : in std_logic;
     out1 : out std_logic
10:
11: );
12: end or3;
13:
14: architecture structural of or3 is
15:
       component or2
16:
17:
       port(
18:
          in1
                 : in std_logic;
           in2 : in std_logic;
19:
20:
        out1 : out std_logic
21:
       );
22:
       end component;
23:
24:
       signal o1 : std_logic;
25:
26:
       for og1, og2 : or2 use entity work.or2(structural);
27:
28: begin
29:
       og1 : or2 port map(in1, in2, o1);
og2 : or2 port map(in3, o1, out1);
30:
31:
32:
33:
34: end structural;
```