# CMP 334 (4/8/19)

Synchronous circuits

S-R, J-K, T flip flop;

Counters; **TOY** instruction cycle counters

**TOY** AL programming (review)

HW 7, HW 11, and HW 12

**TOY** API "single cycle" implementation

Datapath


Separate instruction and data memory (caches)

Control signals


**TOY** API pipeline implementations

HW 13


## S-R Latch




# **D** Latch




## J-K Latch




## T Latch




# Clocked **D** Latch




# **D** Flip Flop




## S-R Latch



## Clocked S-R Latch




# S-R Flip Flop




# S-R Flip Flop

S	R	Q	Q	Q			
0	0	0	0	1	LATCH		
0	0	1	1	0	LAICH		
0	1	0	0	1	DECET		
0	1	1	0	1	RESET		
1	0	0	1	0	ОЕТ		
1	0	1	1	0	SET		
	Forbidden						

# **D** Flip Flop




# J-K Flip Flop



# J-K Flip Flop

J	K	Q	Q	Q	
0	0	0	0	1	LATCH
0	0	1	1	0	LAICH
0	1	0	0	1	DECET
0	1	1	0	1	RESET
1	0	0	1	0	СЕТ
1	0	1	1	0	SET
1	1	0	1	0	TOCCLE
1	1	1	0	1	TOGGLE


# **T** Flip Flop




# **T** Flip Flop

Т	Т	Q	Q	Q			
0	0	0	0	1	LATCH		
0	0	1	1	0	LAICH		
	Impossible						
	Impossible						
1	1	0	1	0	TOGGLE		
1	1	1	0	1	IUGGLE		


# 1 Bit Counter (T flip flop)




## 2 Bit Counter




## 3 Bit Counter




# Asynchronous 3-Bit Counter




# Synchronous 3-Bit Counter



# **TOY Instruction Cycle Counter**



# **TOY** ISA Simple Implementation





#### **Immediate values**

s8 8-bit signed immediate

 4-bit unsigned immediate u4

- 4-bit condition code CC

Register File 16 16-bit "registers"

15 real registers: \$1 ... \$F

1 pseudo-register: \$0 [\$0] = 0

**Main Memory** 65536 16-bit words

 $M[n] - n^{th}$  memory address

^M[n] - content of M[n]

#### Instructions<sup>®</sup>

 $T \leftarrow [A] + [B]^1$ add

\$T ← [\$A]&[\$B]<sup>1</sup> and

 $PC \leftarrow [PC] + s8$ bc ill CC

bcl \$L ← [PC], PC ← [\$A]¹ ## cc

 $T \leftarrow M[[$A]+u4]^1$ 1

\$T ← ^M[[\$A]+u4]<sup>1</sup> lwr set rsvn

lih  $T_{15} = 8 + 88^{1}$ 

 $T \leftarrow s8^1$  (sign extended) lis

\$T ← [\$A]|[\$B]<sup>1</sup> nor

 $T \leftarrow [A] << u4^1$ sl

\$T ← [\$A] >> u4<sup>1</sup> srs

\$T ← [\$A] >>>u4<sup>1</sup> sru

st  $M[[$A]+u4] \leftarrow [$S]$ 

stc  $M[[$A]+u4] \leftarrow [$S]^4$ **₩ rsvn** 

sub  $T \leftarrow [A] - [B]^{1.2}$ 

system call sys

Arithmetic / Logical				
1111	add	\$ <b>T</b>	\$A	\$B
1110	sub	\$ <b>T</b>	\$A	\$B
1101	and	\$ <b>T</b>	\$A	\$B
1100	nor	\$ <b>T</b>	\$A	\$B

	Load /Store					
1011	1011 <b>1</b> \$T \$A u4					
1010	lwr	\$ <b>T</b>	\$A	u4		
1001	st	\$S	\$A	u4		
1000	stc	\$S	\$A	u4		

	Shift / Branch & Link					
0111	111 <b>sru</b> \$T \$A u4					
0110	srs	\$T	\$A	u4		
0101	bcl	cc	\$A	\$L		
0100	s1	\$Т	\$A	u4		

	Immediate				
0011	lih	\$T	<b>s</b> 8		
0010	lis	\$Т	<b>s</b> 8		
0001	bc	cc	<b>s</b> 8		
0000	sys	\$X	s8		

Condition Codes			
1111	znv + nv	SGT	
1110	n <del>v</del> + <del>n</del> v	SLT	
1101	n	NEG	
1100	V	OVF	
1011	zc zc	UGT	
1010	C	ULT	
1001	Z	NE	
1000	0	NOP	
0111	$z + n\overline{v} + \overline{n}v$	SLE	
0110	nv + nv	SGE	
0101	n	POS	
0100	V	NVF	
0011	z + c	ULE	
0010	С	UGE	
0001	Z	EQ	
0000	1	ALL	

#### Notes

<sup>6</sup> PC ← PC+1 *before* instruction execution

<sup>1</sup> \$0 *not* changed ([\$0] = 0 always)

<sup>2</sup> Determines flags: z, n, c, v

<sup>4</sup> Determines flag:

### **TOY** Machine Instructions

#### **ALU** instructions

```
add $, $, $

sub $, $, $

and $, $, $

nor $, $, $
```

#### Data transfer instructions

```
1 $, $, #
st $, $, #
```

### Load immediate instructions

```
lis $, #
lih $, #
```

### Conditional branch instructions

```
bc ?, #
bcl ?, $, $
```

### **TOY** Machine Instructions

#### **ALU** instructions

```
add $, $, $ : $ \leftarrow [$] + [$] sub $, $, $ : $ \leftarrow [$] - [$] and $, $, $ : $ \leftarrow [$] & [$] nor $, $, $ : $ \leftarrow \sim ([$] & [$])
```

#### Data transfer instructions

```
1 $, $, # : $ ← MEM[[$] + #]
st $, $, # : $ → MEM[[$] + #]
```

#### Load immediate instructions

```
lis \$, \# : \$ \leftarrow \# (sign extended)
lih \$, \# : \$ \leftarrow \# (high bits only)
```

#### Conditional branch instructions

```
bc ?, # : if ? PC ← PC + #
bcl ?, $, $ : if ? $ ← PC, PC ← $
```

### HW 7: W = X + Y + Z

Assignment: Write a **TOY** assembly language program to add the values of 3 variables, **X**, **Y**, and **Z**, in memory and store the sum in a fourth, **W**.

<u>Details</u>: The variables occupy consecutive words of memory starting with **W**. The address of **W** is in register \$3. Do not change the values in registers \$0 through \$3. You can use registers \$4 through \$F as you please.

Your program should consist entirely of addition (add), load (1), and store (st) instructions.

```
add $7, $5,$6 means $7 \leftarrow [$5] + [$6]

1 $4, $C, 8 means $4 \leftarrow [MEM[[$C]+8]]

st $4, $C, 8 means [$4] \rightarrow MEM[[$C]+8]
```

### HW 7: W = X + Y + Z

Assignment: Write a **TOY** assembly language program to add the values of 3 variables, **X**, **Y**, and **Z**, in memory and store the sum in a fourth, **W**.

### Solution:

```
1 $5, $3, 1 : [$5] = [X]
1 $6, $3, 2 : [$6] = [Y]
1 $7, $3, 3 : [$7] = [Z]
add $8, $5,$6 : [$8] = [X]+[Y]
add $8, $8,$7 : [$8] = [X]+[Y]+[Z]
st $8, $3, 0 : [W] = [X]+[Y]+[Z]
```

### HW 7: W = X + Y + Z

Assignment: Write a **TOY** assembly language program to add the values of 3 variables, **X**, **Y**, and **Z**, in memory and store the sum in a fourth, **W**.

### Solution:

```
lis $3, @W
lih $3, @W
: [$3] = @W

1 $5, $3, 1 : [$5] = [X]
1 $6, $3, 2 : [$6] = [Y]
1 $7, $3, 3 : [$7] = [Z]
add $8, $5,$6 : [$8] = [X]+[Y]
add $8, $8,$7 : [$8] = [X]+[Y]+[Z]
st $8, $3, 0 : [W] = [X]+[Y]+[Z]
```

<u>Problem</u>: Write a **TOY** assembly language program to put the largest <u>unsigned</u> value in registers \$A, \$B, and \$C into register \$F.

# Comparison, Condition Code, Flags

After A - B (sub \$0, \$x, \$y)

	A≥B uge	C	A < B ULT	<b>- c</b>
unsigned	A ≤ B ULE	 Z+ <b>C</b>	A > B ugi	ZC
both	A = B EQ	Z	A ≠ B NE	Z
	A≥B sge	nv+nv	A < B SLT	nv+nv
signed	A ≤ B sle	 z+ <b>nv</b> + <b>nv</b>	A > B sgi	znv+nv

<u>Problem</u>: Write a **TOY** assembly language program to put the largest <u>unsigned</u> value in registers \$A, \$B, and \$C into register \$F.

```
add $F, $A, $0 : $F \leftarrow $A : $F = max($A)
```

<u>Problem</u>: Write a **TOY** assembly language program to put the largest <u>unsigned</u> value in registers \$A, \$B, and \$C into register \$F.

<u>Problem</u>: Write a **TOY** assembly language program to put the largest *unsigned* value in registers \$A, \$B, and \$C into register \$F.

```
add $F, $A, $0
                          : $F ← $A
                          : \$F = \max(\$A)
       sub $0, $B, $F
                          : $B ? max($A)
       bc ULE, SkipB
                          : if not $B \le max($A)
       add $F, $B, $0
                          : $F ← $B
                          : \$F = \max(\$A, \$B)
SkipB
       sub $0, $C, $F
                          : $C ? max($A, $B)
       bc ULE, SkipC
                          : if C > max(A, B)
       add \$F, \$C, \$0 : \$F \leftarrow \$C
                          : \$F = \max(\$A, \$B, \$C)
SkipC
```

## TOY AL Maximum Fragment

```
sub $0, $B, $F : $B ? max($A)
bc ULE, SkipB : if not $B ≤ max($A)
add $F, $B, $0 : $F ← $B
```

SkipB

# HW 11: Count Negative

Assignment: Write a **TOY** AL program fragment that puts the number of (signed) values from registers \$A, \$B, and \$C that are less than 0 into register \$F.

(Note: after execution of this program fragment, **\$F** will have one of the four values: 0, 1, 2, and 3.)

#### HW 11: Count Negative

```
/* The corresponding Java method */
int countNegative(int A, int B, int C) {
  int F = 0;
  if (A < 0) {
    F = F + 1;
  if (B < 0) {
    F = F + 1;
  if (C < 0) {
    F = F + 1;
  return F;
```

### **HW 11: Count Negative**

```
$9, 1
                       : $9 = 1
    lis
          $F, $0, $0 : $F = 0
    add
                       : \$F = f()
          $0, $A, $0 : a? 0
    sub
          SGE, SkipA : a < 0
    bc
          $F, $F, $9
                       : \$F = \$F+1
    add
                       : \$F = f(a)
SkipA
    sub
          $0, $B, $0
                       : b ? 0
          SGE, SkipB : \mathbf{b} < 0
    bc
          $F, $F, $9
                       : $F = $F+1
    add
                       : $F = f(a,b)
SkipB
    sub
          $0, $C, $0
                       : c? 0
                       : c < 0
    bc
          SGE, SkipC
          \$F, \$F, \$9 : \$F = \$F+1
    add
                       : $F = f(a,b,c)
SkipC
```

```
sub $0, $B, $0 : b ? 0
bc SGE, SkipB : b < 0
add $F, $F, $9 : $F = $F+1</pre>
```

SkipB

# Count Negative Subprogram

<u>Task</u>: Write a subprogram that computes f(a, b, c), the number f()'s arguments that are negative. Write a driver that stores into the variable Count the number of negative values in the variables X, Y, and Z.

#### Subprogram interface:

Label: CountNeg

#### On entry:

Register \$1 is the return address of the caller.

Registers \$A, \$B, and \$C contain values a, b, and c.

#### On exit:

Register F contains f(a, b, c).

Registers \$4 to \$E may have changed.

Registers \$0 to \$3 and main memory are unchanged.

### Count Negative Subprogram

```
CountNeg
           $9, 1 : $9 = 1
    lis
           \$F, \$0, \$0 : \$F = 0
    add
                        : \$F = f()
           $0, $A, $0 : a ? 0
    sub
                        : a < 0
    bc
           SGE, SkipA
           \$F, \$F, \$9 : \$F = \$F+1
    add
                        : $F = f(a)
SkipA
                        : b ? 0
           $0, $B, $0
    sub
                        : b < 0
    bc
           SGE, SkipB
           $F, $F, $9
                        $F = $F+1
    add
                        : \$F = f(a,b)
SkipB
    sub
           $0, $C, $0 : c ? 0
                        c < 0
           SGE, SkipC
    bc
    add
           \$F, \$F, \$9 : \$F = \$F+1
SkipC
                        : $F = f(a,b,c)
          ALL, $1, $0
                        : return
    bcl
```

#### Count Negative Driver

```
lis
     $A, @X:
     $A, @X : $A = @x
lih
     $A, $A, 0 : $A = x
1
lis $B, @Y :
     $B, @Y : $B = @y
lih
     $B, $B, 0 : $B = y
1
     $C, @Z:
lis
     $C, @Z : $C = @z
lih
     $C, $C, 0 : $C = z
1
lis
     $F, @CountNeg:
     $F, @CountNeg : $F = @countNeg
lih
bcl ALL, $F, $1 : $F = f(x,y,z)
lis $D, @Count :
     D, @Count : D = Count
lih
     F, D, 0 : Count = f(x,y,z)
st
```

# HW 12: Array Count Subprogram

Assignment: Write a **TOY** AL subprogram that returns in register **\$F** the number of *unsigned* values in an array that are greater than some specified cut-off value.

#### Subprogram interface:

```
Label: ArrayCount
```

#### On entry:

Register \$1 is the return address of the caller.

Register \$A is @A (memory address of the array A).

Register \$B is n (# of elements in the array A).

Register \$C is k (cut-off value).

#### On exit:

Register \$F is # of elements of A greater than k.

Registers \$4 to \$E may have changed.

Registers \$0 to \$3 and main memory are not changed.

### **Array Processing Pattern**

```
/* The analogous Java method */
int arraySomething (int[] A, ...) {
  < your initialization >
  for (int j=0; j < A.length; <math>j=j+1) {
    int t = A[j];
    < your code goes here >
    < do something to array element t >
    A[j] = t; // only if t \neq A[j]
  return result;
```

```
ArrayIncrement
```

#### Do something with t (\$6)

```
st $6, $7, 0 : A[j] ← A[j] + k
add $8, $8, $9 : j = j+1
bc ALL, Loop
```

Done

**bcl** ALL, \$1, \$0 : return to caller

```
ArrayIncrement
```

#### Do something with t (\$6)

```
st $6, $7, 0 : A[j-1] ← A[j-1] + k
bc ALL, Loop
Done
```

**bcl** ALL, \$1, \$0 : return to caller

# Array Maximum Subprogram

<u>Task</u>: Write a **TOY** AL subprogram that returns in register **\$F** the largest *signed* values in an array.

#### Subprogram interface:

Label: ArrayMax

#### On entry:

Register \$1 is the return address of the caller.

Register \$A is @A (memory address of the array A).

Register \$B is n (# of elements in the array A).

#### On exit:

Register \$F is the value of the maximal element of A.

Registers \$4 to \$E may have changed.

Registers \$0 to \$3 and main memory are not changed.

#### Array Maximum in Java

```
/* The corresponding Java method */
int arrayMaximum (int[] A) {
  int F = Integer.MIN VALUE;
  for (j=0; j < A.length; j=j+1) {
    if (A[j] > F) {
      F = A[j];
  return F;
```

### Array Maximum Subprogram

```
ArrayMax
    lis $9, 1 : $9 = 1
    add $8, $0, $0 : $8 = 0 = 7
    lis \$F, 0x8000 : \$F = 0
    lih $F, 0 \times 8000 : $F = max A[0..0)
                      : F = \max A[0...]
Loop
    sub $0, $8, $B : j ? n
    bc UGE, Done
    add $7, $A, $8 : $7 = @A[j]
    1 $6, $7, 0 : $6 = A[j] = t
    sub $0, $6, $F : A[j] ? max A[0..j)
                      : A[j] > max A[0...j)
    bc SLE, Skip
    add $F, $6, $0
                      : F = A[j]
                      : F = \max A[0..j+1)
Skip
    add $8, $8, $9 : j = j+1
    bc ALL, Loop : \$F = \max A[0...]
Done
    bcl ALL, $1, $0 : return to caller
```

# Array Maximum Fragment

```
sub $0, $6, $F : A[j] ? max A[0..j)
bc SLE, Skip : A[j] > max A[0..j)
add $F, $6, $0 : $F = A[j]
Skip
```

# Array Sum Subprogram

<u>Task</u>: Write a **TOY** AL subprogram that returns the sum of the values in an array **A** in register **\$F**.

#### Subprogram interface:

Label: ArraySum

#### On entry:

Register \$1 is the return address of the caller.

Register \$A is @A (memory address of the array A).

Register \$B is n (# of elements in the array A).

#### On exit:

Register \$F is the sum of the values in A.

Registers \$4 to \$E may have changed.

Registers \$0 to \$3 are unchanged.

Main memory is unchanged.

#### Array Sum Java Method

```
/* The analogous Java method */
int arraySum(int[] A, int C){
  int f = 0;
  for (int j=0; j<A.length; j=j+1) {
    f = f + A[j];
  }
  return f;
}</pre>
```

### Array Sum Subprogram

```
ArraySum
                  $9 = 1
  lis $9, 1
  add \$F, \$0, \$0 : \$F = 0 = f
  add $8, $0, $0 : $8 = 0 = j
                  : \$F = sum A[0..j)
Loop
  sub $0, $8, $B : j? n
  bc UGE, Done
  add $7, $A, $8
                : $7 = @A[j]
                  : $6 = A[j] = t
  1 $6, $7, 0
  add $F, $F, $6 : $F = sum A[0..j+1)
  add $8, $8, $9 : j = j+1
 bc ALL, Loop : \$F = sum A[0...]
Done
  bcl ALL, $1, $0 : return to caller
```

# Array Sum Fragment

```
add $F, $F, $6 : $F = sum A[0..j+1)
```

# Array Increment Subprogram

<u>Task</u>: Write a **TOY** AL subprogram that adds a specified value to every element in an array.

#### Subprogram interface:

```
Label: ArrayIncrement
```

#### On entry:

Register \$1 is the return address of the caller.

Register \$A is @A (memory address of the array A).

Register \$B is n (# of elements in the array A).

Register \$C is k (the specified value).

#### On exit:

Register \$F is the # elements of A that equal to k.

Registers \$4 to \$E may have changed.

Registers \$0 to \$3 are not changed.

Main memory is unchanged, except that

Each element of A has been increased by k.

#### Array Increment in Java

```
/* The analogous Java method */
int arrayIncrement (int[] A, int k) {
  int c = 1;
  int f = 0;
  for (int j=0; j < A.length; <math>j=j+c) {
    int t = A[j];
    if (t == k) {
      f = f + c;
    t = t + k;
    A[j] = t;
  return f;
```

```
ArrayIncrement
    lis $9, 1 : $9 = 1 = c
    add \$F, \$0, \$0 : \$F = 0 = f
    add $8, $0, $0 : $8 = 0 = 1
Loop
    sub $0, $8, $B : j? n
    bc UGE, Done
    add $7, $A, $8 : $7 = @A[j]
    1 $6, $7, 0 : $6 = A[j] = t
    sub $0, $6, $C : A[j] ? k
                    : A[j] == k 
    bc NE, Skip
    add $F, $F, $9 : $F = $F + 1
Skip
    add $6, $6, $C : t = A[j] + k
    st $6, $7, 0 : A[j] \leftarrow A[j] + k
    add $8, $8, $9 : j = j+1
    bc ALL, Loop
Done
    bcl ALL, $1, $0
                   : return to caller
```

### Array Increment Fragment

```
sub $0, $6, $C : A[j] ? k
bc NE, Skip : A[j] == k
add $F, $F, $9 : $F = $F + 1
Skip
add $6, $6, $C : t = A[j] + k
```

# HW 12: Array Count Subprogram

Assignment: Write a **TOY** AL subprogram that returns in register **\$F** the number of *unsigned* values in an array that are greater than some specified cut-off value.

#### Subprogram interface:

```
Label: ArrayCount
```

#### On entry:

Register \$1 is the return address of the caller.

Register \$A is @A (memory address of the array A).

Register \$B is n (# of elements in the array A).

Register \$C is k (cut-off value).

#### On exit:

Register \$F is # of elements of A greater than k.

Registers \$4 to \$E may have changed.

Registers \$0 to \$3 and main memory are not changed.

#### HW 12: Array Count

```
/* count the elements of an array A
that are greater than k */
int arrayCount(int[] A, int k) {
  int c = 1;
  int f = 0;
  for (int j = 0; j < A.length; j=j+1) {
    int t = A[j];
    if (t > k) {
      f = f+1;
  return f;
```

#### HW 12: Array Count

```
add $8, $8, $9 : j = j+1
bc ALL, Loop : $F: count[0..j)
Done
bcl ALL, $1, $0 : return to caller
```

### HW 11: Count Negative

```
lis
           $9, 1 : $9 = 1
           $F, $0, $0 : $F = 0
    add
                     : \$F = f()
           $0, $A, $0 : a ? 0
    sub
           SGE, SkipA : a < 0
    bc
           \$F, \$F, \$9 : \$F = \$F+1
    add
SkipA
                      : \$F = f(a)
           $0, $B, $0 : b ? 0
    sub
           SGE, SkipB : \mathbf{b} < 0
    bc
           \$F, \$F, \$9 : \$F = \$F+1
    add
                      : $F = f(a,b)
SkipB
    sub
           $0, $C, $0 : c ? 0
           SGE, SkipC : \mathbf{c} < 0
    bc
           \$F, \$F, \$9 : \$F = \$F+1
    add
                       : $F = f(a,b,c)
SkipC
```

```
sub    $0, $A, $0 : a ? 0
bc    SGE, SkipA : a < 0
add    $F, $F, $9 : $F = $F+1
SkipA</pre>
```

```
sub $0, $A, $0 : a ? 0
bc SGE, SkipA : a < 0
add $F, $F, $9 : $F = $F+1
SkipA

sub $0, $6, $C : A[j] ? k</pre>
```

```
sub     $0, $A, $0 : a ? 0
bc     SGE, SkipA : a < 0
add     $F, $F, $9 : $F = $F+1
SkipA

sub     $0, $6, $C : A[j] ? k
bc     ULE, Skip : A[j] > k
```

Skip

```
sub     $0, $A, $0 : a ? 0
bc     SGE, SkipA : a < 0
add     $F, $F, $9 : $F = $F+1
SkipA

sub     $0, $6, $C : A[j] ? k
bc     ULE, Skip : A[j] > k
add     $F, $F, $9 : $F = $F+1
Skip
```

### **Array Count Fragment**


```
sub $0, $6, $C : A[j] ? k
bc ULE, Skip : A[j] > k
add $F, $F, $9 : $F = $F+1
```

Skip


### HW 12: Array Count


```
ArrayCount
    lis $9, 1 : $9 is 1 = c
    add $8, $0, $0 : $8 is j = 0
    add $F, $0, $0 : $F: count[0..j)
                     : $F: count[0..j)
Loop
    sub $0, $8, $B : j? n
    bc UGE, Done : j < n</pre>
    add $7, $8, $A : $7 = @A[j]
    1 $6, $7, 0 : $6 = A[j]
    sub $0, $6, $C
                     : A[j] ? k
    bc ULE, Skip : A[j] > k
    add $F, $F, $9 : $F = $F+1
Skip
                     : $F: count[0..j+1)
    add $8, $8, $9 : j = j+1
    bc ALL, Loop : $F: count[0...j)
Done
    bcl ALL, $1, $0 : return to caller
```

### **TOY** ISA Simple Implementation



## Pipeline Speedup ≈ 1.47





### **TOY** Pipeline Structural Hazard

#### load cycle 3:

```
1111 \rightarrow ALU controller; 000 \rightarrow ALU 1010 \rightarrow A MUX, [$A] \rightarrow A bus \rightarrow ALU 00000000000011 \rightarrow B bus \rightarrow ALU ALU \rightarrow C bus \rightarrow system bus \rightarrow MAR
```

#### fetch cycle 0:


```
[PC] \rightarrow C bus \rightarrow system bus \rightarrow MAR
```

# Pipeline performance improvements require processor redesign (microarchitecture)


- Step 1: single cycle instruction execution
- Step 2: pipelined instruction execution

  Overlap execution of successive instructions

# TOY Processor Redesign




#### **TOY** ISA Simple Implementation




#### **TOY** Instruction Fetch

```
cycle 0:
     [PC] \rightarrow C \text{ bus } \rightarrow \text{ system bus } \rightarrow MAR
cycle 1:
    memRead
    Memory[MAR] → MDR
     [PC] + 1 → PC
cycle 2:
     [\mathbf{MDR}] \rightarrow \mathbf{system} \ \mathbf{bus} \rightarrow \mathbf{C} \ \mathbf{bus} \rightarrow \mathbf{IR}
```

# TOY Redesign w. fetch




## add \$7, \$5, \$6




#### add Instruction Execution

```
add $7, $5, $6 1111 0111 0101 0110
cycle 3:
   1111 \rightarrow ALU controller; 000 \rightarrow ALU
   0101 \rightarrow A \text{ MUX}; [$5] \rightarrow A \text{ bus } \rightarrow ALU
   0110 \rightarrow B MUX; [$6] \rightarrow B bus \rightarrow ALU
   regWrite
   0111 \rightarrow C decode ALU \rightarrow C bus \rightarrow \$7
   znevWrite
   ALU flags → Z, N, C, V registers
   nextInstruction (reset the cycle counter)
```

# TOY Redesign IR




#### TOY Redesign w. ALU Instructions




#### load Instruction Execute

```
1 $1, $A, 3 1011 0001 1010 0011
cycle 3:
  1111 \rightarrow ALU controller; 000 \rightarrow ALU
  1010 \rightarrow A MUX, [$A] \rightarrow A bus \rightarrow ALU
          000000000000011 → B bus → ALU
          ALU → C bus → system bus → MAR
cycle 4: MemRead
                           Memory[MAR] → MDR
cycle 5: RegWrite
  0001 \rightarrow C decode
        [MDR] \rightarrow system bus \rightarrow C bus \rightarrow $1
  nextInstruction
```

# TOY Redesign w. load?



# TOY Redesign w. load




#### store Instruction Execute

```
st $1, $A, 9 0011 0001 1010 1001
cycle 3:
   1111 \rightarrow ALU controller; 000 \rightarrow ALU
   1010 \rightarrow A MUX, [$A] \rightarrow A bus \rightarrow ALU
           0000000000001001 \rightarrow B \text{ bus } \rightarrow \textbf{ALU}
           ALU → C bus → system bus → MAR
cycle 4:
   1111 \rightarrow ALU controller; 000 \rightarrow ALU
   0001 \rightarrow A MUX, [$1] \rightarrow A bus \rightarrow ALU
   0000 \rightarrow B MUX, 0000 \rightarrow B bus \rightarrow ALU
          ALU → C bus → system bus → MDR
cycle 5: memWrite
                            [MDR] \rightarrow Memory[MAR]
   nextInstuction
```

#### store Instruction Execute

```
st $1, $A, 9 0011 0001 1010 1001
cycle 3:
   1111 \rightarrow ALU controller; 000 \rightarrow ALU
   1010 \rightarrow A MUX, [$A] \rightarrow A bus \rightarrow ALU
           0000000000001001 \rightarrow B \text{ bus } \rightarrow \textbf{ALU}
           ALU → C bus → system bus → MAR
cycle 4:
   1111 \rightarrow ALU controller; 000 \rightarrow ALU
   0001 \rightarrow A MUX, [$1] \rightarrow A bus \rightarrow ALU
   0000 \rightarrow B MUX, 0000 \rightarrow B bus \rightarrow ALU
          ALU → C bus → system bus → MDR
cycle 5: memWrite
                            [MDR] \rightarrow Memory[MAR]
   nextInstuction
```


#### TOY Single Cycle w. store



#### load immediate signed

```
lis $8, 0x9C 1011 1000 1001 1100
cycle 3:
   1111 \rightarrow ALU controller; 000 \rightarrow ALU
   0000 \rightarrow A MUX, 0000 \rightarrow A bus \rightarrow ALU
             1001 1100 \rightarrow B bus[7..0] \rightarrow ALU
             1111 1111 → B bus[F..8] → ALU
   regWrite
   1000 \rightarrow C \text{ decode}, ALU \rightarrow C \text{ bus} \rightarrow \$8
   nextInstruction (reset the cycle counter)
```

# TOY Redesign w. lis




#### load immediate high

```
cycle 3:
   1101 \rightarrow ALU controller; 001 \rightarrow ALU
   1000 \rightarrow A MUX
             1111 1111 \rightarrow A bus[F..8] \rightarrow ALU
                     [\$8] \rightarrow A \text{ bus}[7..0] \rightarrow ALU
             0011 \ 0111 \rightarrow B \ bus[F..8] \rightarrow ALU
             1111 1111 \rightarrow B bus[7..0] \rightarrow ALU
   regWrite
   1000 \rightarrow C \text{ decode}, ALU \rightarrow C \text{ bus} \rightarrow \$8
   nextInstruction (reset the cycle counter)
```

#### load immediate high

```
cycle 3:
   1101 \rightarrow ALU controller; 001 \rightarrow ALU
   1000 \rightarrow A MUX
            1111 1111 → A bus[F..8] → ALU
                    [\$8] \rightarrow A bus[7..0] \rightarrow ALU
            0011 \ 0111 \rightarrow B \ bus[F..8] \rightarrow ALU
            1111 1111 \rightarrow B bus[7..0] \rightarrow ALU
   regWrite
   1000 \rightarrow C \text{ decode}, ALU \rightarrow C \text{ bus} \rightarrow \$8
                             (reset the cycle counter)
   nextInstruction
```


## TOY Redesign w. lih (?)




#### Branch Conditional

```
BC ULT, 0xA7 0001 1010 1010 0111
cycle 3:
  1111 \rightarrow ALU controller; 000 \rightarrow ALU
                      [PC] → A bus → ALU
     1111 1111 1010 0111 → B bus → ALU
  1010 → CONDITION unit → branch?
  if branch? ALU \rightarrow C bus \rightarrow PC
  nextInstruction (reset the cycle counter)
```


# TOY Redesign w. bc (1)



### TOY Redesign w. bc (2)



### TOY Redesign w. bc




#### branch conditional & link

```
bcl SLE, $F, $1 0001 0110 1111 0001
cycle 3: reqWrite
   1111 \rightarrow ALU controller, 000 \rightarrow ALU
                              [PC] → A bus → ALU
   0000 \rightarrow B MUX, 0000 \rightarrow B bus \rightarrow ALU
   0001 \rightarrow \text{C decode}, ALU \rightarrow \text{C bus} \rightarrow \$1
cycle 4:
   1111 \rightarrow ALU controller; 000 \rightarrow ALU
   1111 \rightarrow A MUX, [$F] \rightarrow A bus \rightarrow ALU
   0000 \rightarrow B MUX, 0000 \rightarrow B bus \rightarrow ALU
   0110 → CONDITION unit → branch?
   if branch? ALU \rightarrow C bus \rightarrow PC
   nextInstruction (reset the cycle counter)
```

#### branch conditional & link

```
bcl SLE, $F, $1 0001 0110 1111 0001
cycle 3: reqWrite
   1111 \rightarrow ALU controller, 000 \rightarrow ALU
                             [PC] → A bus → ALU
   0000 \rightarrow B MUX, 0000 \rightarrow B bus \rightarrow ALU
   0001 \rightarrow C decode, ALU \rightarrow C bus \rightarrow $1
cycle 4:
   1111 \rightarrow ALU controller; 000 \rightarrow ALU
   1111 \rightarrow A MUX, [$F] \rightarrow A bus \rightarrow ALU
   0000 \rightarrow B MUX, 0000 \rightarrow B bus \rightarrow ALU
   0110 → CONDITION unit → branch?
   if branch? ALU \rightarrow C bus \rightarrow PC
   nextInstruction (reset the cycle counter)
```

## TOY Redesign w. blc (?)



#### branch conditional & link


```
bcl ALL, $1, $0 0001 0110 0001 0000 cycle 3:
```

```
1111 → ALU controller, 000 → ALU
0001 → A MUX, [$1] → A bus → ALU
0000 → B MUX, 0000 → B bus → ALU
0000 → CONDITION unit → branch?


if branch? ALU → C bus → PC

nextInstruction (reset the cycle counter)
```


### TOY Redesign Datapath



# TOY Redesign w. Control



# TOY Redesign w. Control




## TOY Redesign Control Signals

	?	0	1
0	A register address	<b>IR</b> [74]	0
ๆ	B register address	<b>IR</b> [30]	0
2	Immediate input	<b>IR</b> [70]	0000 <b>IR</b> [30]
3	Immediate output	(sign extended) [70]	[F8]
4	B bus source	B register	Immediate value
5	A bus source	A register	PC
3	Invert A bus	no	yes
7	Invert <b>B</b> bus	no	yes
3	ALU output	Arithmetic	Logical
9	Condition reg write	no	Z N
A	Condition reg write	no	C V
	Read data memory	no	yes
$^{\odot}$	Write data memory	no	yes
D	C bus source	ALU	Data memory
E	Write data memory	no	yes
F	Branch instruction	no	yes


## TOY Redesign Control Signals

	?	0	1
0	A register address	<b>IR</b> [74]	0
ๆ	B register address	<b>IR</b> [30]	0
2	Immediate input	<b>IR</b> [70]	0000 <b>IR</b> [30]
3	Immediate output	(sign extended) [70]	[F8]
4	B bus source	B register	Immediate value
5	A bus source	A register	PC
<b>©</b>	Invert A bus	no	yes
7	Invert B bus	no	yes
8	ALU output	Arithmetic	Logical
9	Condition reg write	no	Z N
A	Condition reg write	no	CV
B	Read data memory	no	yes
$\odot$	Write data memory	no	yes
D	C bus source	ALU	Data memory
E	Write data memory	no	yes
F	Branch instruction	no	yes


#### **TOY** Single Cycle Implementation




#### **TOY** Pipeline Implementation?




## TOY 2 Stage Pipeline




## TOY 2 Stage Pipeline




### TOY 5 Stage Pipeline ??




### **TOY** 5 Stage Pipeline?



### **TOY** 5 Stage Pipeline?



### **TOY** 5 Stage Pipeline?



#### **TOY** 5 Stage Pipeline!

