







/intal')	the Australia and a sec-	Contralia
(Intel)	Intrinsics	Guide
1		

The Intel Intrinsics Guide is an interactive reference tool for Intel intrinsic instructions, which are C style functions that provide access to many Intel instructions - including Intel® SSE, X AVX. AVX-512, and more - without the need to write assembly code.

Te	echnologies
	□ ммх
	SSE
	□ SSE2
	□ SSE3
	□ SSSE3
	SSE4.1
	SSE4.2
	☐ AVX
	☐ AVX2
	☐ FMA
	☐ AVX-512
	AVX-512F
	AVX-512BW
	AVX-512CD
	AVX-512DQ
	ΔVX-512FR

_mm_search	
void _mm_2intersect_epi32 (m128i a,m128i b,mmask8* k1,mmask8* k2)	vp2intersec
void _mm256_2intersect_epi32 (m256i a,m256i b,mmask8* k1,mmask8* k2)	vp2intersec
void _mm512_2intersect_epi32 (m512i a,m512i b,mmask16* k1,mmask16* k2)	vp2intersec
void _mm_2intersect_epi64 (m128i a,m128i b,mmask8* k1,mmask8* k2)	vp2intersec
void _mm256_2intersect_epi64 (m256i a,m256i b,mmask8* k1,mmask8* k2)	vp2intersec
void _mm512_2intersect_epi64 (m512i a,m512i b,mmask8* k1,mmask8* k2)	vp2intersect
m512i _mm512_4dpwssd_epi32 (m512i src,m512i a0,m512i a1,m512i a2,m512i a3,m128i * b)	vp4dpws:
m512i _mm512_mask_4dpwssd_epi32 (m512i src,mmask16 k,m512i a0,m512i a1,m512i a2,m512i a3,m128i * b)	vp4dpws:
m512i _mm512_maskz_4dpwssd_epi32 (mmask16 k,m512i src,m512i a0,m512i a1,m512i a2,m512i a3,m128i * b)	vp4dpws:
m512i _mm512_4dpwssds_epi32 (m512i src,m512i a0,m512i a1,m512i a2,m512i a3,m128i * b)	vp4dpwss(
m512i _mm512_mask_4dpwssds_epi32 (m512i src,mmask16 k,m512i a0,m512i a1,m512i a2,m512i a3,m128i * b)	vp4dpwss(
m512i _mm512_maskz_4dpwssds_epi32 (mmask16 k,m512i src,m512i a0,m512i a1,m512i a2,m512i a3,m128i * b)	vp4dpws50
m512 _mm512_4fmadd_ps (m512 src,m512 a0,m512 a1,m512 a2,m512 a3,m128 * b)	v4fmadd _l
m512 _mm512_mask_4fmadd_ps (m512 src,mmask16 k,m512 a0,m512 a1,m512 a2,m512 a3,m128 * b)	v4fmadd _l
	- 2 - 11

SSE2 SSE3 SSSE3 SSSE4.1 SSE4.2 AVX AVX2 FMA AVX-512 AVX-512F AVX-512EW AVX-512DQ AVX-512ER AVX-512ER AVX-512PF AVX-512PF AVX-512VL AVX-512VPOPCNTDQ AVX-512_4FMAPS AVX-512_BF16 AVX-512_BITALG AVX-512_VBMI AVX-512_VBMI	
SSSE3 SSE4.1 SSE4.2 AVX AVX2 FMA AVX-512F AVX-512F AVX-512BW AVX-512DQ AVX-512DQ AVX-512IFMA52 AVX-512PF AVX-512VL AVX-512VL AVX-512_4FMAPS AVX-512_BF16 AVX-512_VBMI	☐ SSE2
SSE4.1 SSE4.2 AVX AVX2 FMA AVX-512 AVX-512F AVX-512BW AVX-512CD AVX-512DQ AVX-512IFMA52 AVX-512PF AVX-512PF AVX-512VL AVX-512_4FMAPS AVX-512_4VNNIW AVX-512_BITALG AVX-512_VBMI	☐ SSE3
SSE4.1 SSE4.2 AVX AVX2 FMA AVX-512 AVX-512F AVX-512BW AVX-512CD AVX-512DQ AVX-512IFMA52 AVX-512PF AVX-512PF AVX-512VL AVX-512_4FMAPS AVX-512_4VNNIW AVX-512_BITALG AVX-512_VBMI	☐ SSSE3
□ AVX □ AVX2 □ FMA □ AVX-512 □ AVX-512F □ AVX-512BW □ AVX-512CD □ AVX-512DQ □ AVX-512ER □ AVX-512IFMA52 □ AVX-512PF □ AVX-512VL □ AVX-512VL □ AVX-512_4FMAPS □ AVX-512_4FMAPS □ AVX-512_BITALG □ AVX-512_VBMI	
□ AVX2 □ FMA □ AVX-512 □ AVX-512F □ AVX-512BW □ AVX-512CD □ AVX-512DQ □ AVX-512ER □ AVX-512IFMA52 □ AVX-512PF □ AVX-512VL □ AVX-512VL □ AVX-512_4FMAPS □ AVX-512_4FMAPS □ AVX-512_BITALG □ AVX-512_VBMI	☐ SSE4.2
☐ FMA ☐ AVX-512 ☐ AVX-512F ☐ AVX-512EW ☐ AVX-512CD ☐ AVX-512DQ ☐ AVX-512ER ☐ AVX-512IFMA52 ☐ AVX-512PF ☐ AVX-512VL ☐ AVX-512VL ☐ AVX-512_4FMAPS ☐ AVX-512_4VNNIW ☐ AVX-512_BITALG ☐ AVX-512_VBMI	☐ AVX
AVX-512 AVX-512F AVX-512BW AVX-512CD AVX-512DQ AVX-512ER AVX-512IFMA52 AVX-512PF AVX-512VL AVX-512VPOPCNTDQ AVX-512_4FMAPS AVX-512_4VNNIW AVX-512_BF16 AVX-512_VBMI	☐ AVX2
□ AVX-512F □ AVX-512BW □ AVX-512CD □ AVX-512DQ □ AVX-512ER □ AVX-512IFMA52 □ AVX-512PF □ AVX-512VL □ AVX-512VL □ AVX-512_4FMAPS □ AVX-512_4VNNIW □ AVX-512_BITALG □ AVX-512_VBMI	☐ FMA
AVX-512BW AVX-512CD AVX-512DQ AVX-512ER AVX-512IFMA52 AVX-512PF AVX-512VL AVX-512VPOPCNTDQ AVX-512_4FMAPS AVX-512_4VNNIW AVX-512_BF16 AVX-512_VBMI	☐ AVX-512
AVX-512CD AVX-512DQ AVX-512ER AVX-512IFMA52 AVX-512PF AVX-512VL AVX-512VPOPCNTDQ AVX-512_4FMAPS AVX-512_4VNNIW AVX-512_BF16 AVX-512_VBMI	☐ AVX-512F
□ AVX-512DQ □ AVX-512ER □ AVX-512IFMA52 □ AVX-512PF □ AVX-512VPOPCNTDQ □ AVX-512_4FMAPS □ AVX-512_4VNNIW □ AVX-512_BITALG □ AVX-512_VBMI	☐ AVX-512BW
□ AVX-512ER □ AVX-512IFMA52 □ AVX-512PF □ AVX-512VL □ AVX-512VPOPCNTDQ □ AVX-512_4FMAPS □ AVX-512_4VNNIW □ AVX-512_BF16 □ AVX-512_BITALG □ AVX-512_VBMI	☐ AVX-512CD
□ AVX-512IFMA52 □ AVX-512PF □ AVX-512VL □ AVX-512VPOPCNTDQ □ AVX-512_4FMAPS □ AVX-512_4VNNIW □ AVX-512_BF16 □ AVX-512_BITALG □ AVX-512_VBMI	☐ AVX-512DQ
AVX-512PF AVX-512VL AVX-512VPOPCNTDQ AVX-512_4FMAPS AVX-512_4VNNIW AVX-512_BF16 AVX-512_BITALG AVX-512_VBMI	☐ AVX-512ER
AVX-512VL AVX-512VPOPCNTDQ AVX-512_4FMAPS AVX-512_4VNNIW AVX-512_BF16 AVX-512_BITALG AVX-512_VBMI	AVX-512IFMA52
AVX-512_VPOPCNTDQ AVX-512_4FMAPS AVX-512_4VNNIW AVX-512_BF16 AVX-512_BITALG AVX-512_VBMI	☐ AVX-512PF
□ AVX-512_4FMAPS □ AVX-512_4VNNIW □ AVX-512_BF16 □ AVX-512_BITALG □ AVX-512_VBMI	☐ AVX-512VL
□ AVX-512_4VNNIW □ AVX-512_BF16 □ AVX-512_BITALG □ AVX-512_VBMI	☐ AVX-512VPOPCNTDQ
□ AVX-512_4VNNIW □ AVX-512_BF16 □ AVX-512_BITALG □ AVX-512_VBMI	☐ AVX-512_4FMAPS
☐ AVX-512_BF16 ☐ AVX-512_BITALG ☐ AVX-512_VBMI	
AVX-512_VBMI	☐ AVX-512_BF16
AVX-512_VBMI	☐ AVX-512_BITALG
	☐ AVX-512 VBMI2

```
void _mm_2intersect_epi32 (__m128
void _mm256_2intersect_epi32 (__m
void _mm512_2intersect_epi32 (__m
void _mm_2intersect_epi64 (__m128
void _mm256_2intersect_epi64 (__m
void _mm512_2intersect_epi64 (__m
__m512i _mm512_4dpwssd_epi32 (__m
__m512i _mm512_mask_4dpwssd_epi32
__m512i _mm512_maskz_4dpwssd_epi3
__m512i _mm512_4dpwssds_epi32 (__
__m512i _mm512_mask_4dpwssds_epi3
__m512i _mm512_maskz_4dpwssds_epi
__m512 _mm512_4fmadd_ps (__m512 s
__m512    _mm512_mask_4fmadd_ps (__m
__m128 _mm_maskz_4fmadd_ss (__mma
__m128 _mm_mask_4fnmadd_ss (__m12
 _m128    _mm_maskz_4fnmadd_ss (__mm
 __m128i _mm_abs_epi16 (__m128i a)
```

Modern x64 Assembly

Assembly language (ASM) is a generic term for a hardware language. Many devices have their own assembly languages; CPU's, micro-controllers, graphics cards, etc.

This video series is about x64 Assembly Language, the language of Intel and AMD CPU's as used in most desktops and laptops.

Visual Studio

I'll be using the free version of Visual Studio (Visual Studio Community 2017 is currently the best option). It's a free IDE from Microsoft.
Includes C++, C#, and MASM.

Assembler

An Assembler is a program that translates ASM code into machine code so the CPU can execute it.

Instead of "compiling" it's supposed to be "assembling".

The Assembler we will be using is called MASM. It is by Microsoft and included with Visual Studio. The name is short for Macro Assembler, it offers us some extra useful tools in addition to the normal ASM language.

There are many other Assemblers, GNU-Assembler, NASM etc.

Parameter Passing Windows "C" Calling Convention

		Int	Float/ Double	Pointer Array	Obj/
Þ	1 st 2 nd 3 rd	RCX RDX R8	XMM0 XMM1 XMM2	RCX RDX R8	-
	4 th More	R9 Stack	XMM3 Stack	R9 Stack	all distributions
			urns are in F are in XMM0		-

Flynn's Taxonomy: Classification of computer architectures by Michael Flynn.


SISD: Single instruction, single data


SIMD: Single instruction, multiple data

MISD: Multiple instruction, single data

MIMD: Multiple instruction, multiple data

Note: Regular scalar programming is SISD, Multicore is MIMD,
AVX512 is SIMD, and MISD is rare, sometimes used for error checking.





```
### SMANN-Model

| Dint main() | {
| __m128 v1 = { 1, 2, 3, 4 }; // Define a vector
| __m128 v2 = { 5, 6, 7, 8 }; // Define another
| __m128 v3 = _mm_add_ps(v1, v2); // Add them together using ADDPS
| float f[4]; | // Store the results in an array: | // _mm_storer_ps(f, v3); // Aligned store! f must be aligned to 16 bytes!
| _mm_storeu_ps(f, v3); // Unaligned, f need not be aligned | // Print the results | std::cout<<"Value: "<< f[0] << std::endl; | std::cout<<"Value: "<< f[1] << std::endl; | std::cout<<"Value: "<< f[2] << std::endl; | std::cout<<"Value: "<< f[3] << std::endl; | std::cout<<"Value: "<< std::endl; | std::cout<<"Val
```

Disassembly mode


```
dword ptr [rbp+1Ch],xmm0
 00007FF7FBDF23AA F3 0F 11 45 1C
                                        movss
 00007FF7FBDF23AF F3 0F 10 05 D1 88 00 00 movss
                                                        xmm0,dword ptr [__real@400
 00007FF7FBDF23B7 F3 0F 11 45 40
                                                     dword ptr [v2],xmm0
                                        movss
 00007FF7FBDF23BC F3 0F 10 05 C8 88 00 00 movss
                                                        xmm0, dword ptr [ real@40c
 00007FF7FBDF23C4 F3 0F 11 45 44
                                                     dword ptr [rbp+44h],xmm0
                                        movss
 00007FF7FBDF23C9 F3 0F 10 05 BF 88 00 00 movss
                                                        xmm0,dword ptr [__real@401
 00007FF7FBDF23D1 F3 0F 11 45 48
                                                     dword ptr [rbp+48h],xmm0
                                        movss
 00007FF7FBDF23D6 F3 0F 10 05 B6 88 00 00 movss
                                                        xmm0, dword ptr [__real@410
 00007FF7FBDF23DE F3 0F 11 45 4C
                                        movss
                                                     dword ptr [rbp+4Ch],xmm0
© 00007FF7FBDF23E3 0F 28 45 10
                                                     xmm0, xmmword ptr [v1]
                                        movaps
 00007FF7FBDF23E7 0F 5E 45 40
                                        divps
                                                     xmm0, xmmword ptr [v2]
 00007FF7FBDF23EB 0F 29 85 90 01 00 00 movaps
                                                     xmmword ptr [rbp+190h],xmm0
 00007FF7FBDF23F2 0F 28 85 90 01 00 00 movaps
                                                     xmm0, xmmword ptr [rbp+190h]
 00007FF7FBDF23F9 0F 29 45 70
                                        movaps
                                                     xmmword ptr [v3],xmm0
 00007FF7FBDF23FD 0F 28 45 70
                                                     xmm0, xmmword ptr [v3]
                                        movaps
 00007FF7FBDF2401 0F 11 85 98 00 00 00 movups
                                                     xmmword ptr [f],xmm0
 00007FF7FBDF2408 B8 04 00 00 00
                                                     eax,4
 00007FF7FBDF240D 48 6B C0 00
                                                     rax, rax, 0
 00007FF7FBDF2411 48 89 85 A8 01 00 00 mov
                                                     qword ptr [rbp+1A8h],rax
```

```
.data
vec1 real4 1.0, 2.0, 3.0, 4.0
vec2 real4 5.0, 6.0, 7.0, 8.0

.code
GoASM proc
movups xmm0, xmmword ptr [vec1]
movups xmm1, xmmword ptr [vec2]

addps xmm0, xmm1

ret
GoASM endp
end
```



DESALINEADO (NO MULTIPLO DE 16): CUIDADO!!

```
.data
 vec1 real4 1.0, 2.0, 3.0, 4.0
  dd 0
 vec2 real4 5.0, 6.0, 7.0, 8.0
  .code
□GoASM proc
        movups xmm0, xmmword ptr [vec1]
        addps xmm0, xmmword ptr [vec2]
                  Exception Thrown
                  Exception thrown at 0x00007FF6CB7E1C17 in
        ret
                  SIMDArithmetic.exe: 0xC0000005: Access violation
                  reading location 0xFFFFFFFFFFFFFF.
  GoASM end
  end

▲ Exception Settings

                   Break when this exception type is thrown
                     Except when thrown from:
                     ☐ SIMDArithmetic.exe
```



```
.data
vec1 real8 1.0, 2.0
vec2 real8 3.0, 4.0

.code
□GoASM proc
movapd xmm0, xmmword ptr [vec1]

divpd xmm0, xmmword ptr [vec2]

ret
GoASM endp
end
```

```
#include <iostream>
#include <intrin.h>


#include <intrin.h

#include <intrin.h>


#include <intrin.h

#inc
```

AVX: Advanced Vector Extensions



Los registros AVX YMM son los mismo SSE anteriores (XMM) extendidos



```
⊟int main()
      __m256 v1 = { 1, 2, 3, 4, 5, 6, 7, 8 }; // Define a
                                                                                          (m256_f32=0)
                                                                         4 m256 f32
                                                                                          0x000000a97
      __m256 v2 = { 9, 10, 11, 12, 13, 14, 15, 16 }; //
                                                                            • [0]
                                                                                          10.0000000
                                                                             • [1]
                                                                                          12.0000000
      __m256 v3 = _mm256_add_ps(v1, v2); // Add them tog
                                                                            • [2]
                                                                                          14.0000000
                                                                                          16.0000000
      float f[8];
                                                                            • [4]
                                                                                          18.0000000
                                                                            • [5]
                                                                                          20.0000000
                                                                                          22.0000000
                                                                                          24.0000000
      _mm256_storeu_ps(f, v3); // Unaligned, f need no
      std::cout<<"Value: "<< f[0] << std::endl;</pre>
      std::cout<<"Value: "<< f[1] << std::endl;
std::cout<<"Value: "<< f[2] << std::endl;</pre>
      std::cout<<"Value: "<< f[3] << std::endl;
```

Ahora C++ llama a ASM:

```
minterpr 0 X

mintered:
extern "C" void GoASM();

int main()
{
GoASM();


return 0;
}
```


```
.data
vec1 real4 1.0, 2.0, 3.0, 4.0, 5.0, 6.0, 7.0, 8.0
vec2 real4 9.0,10.0,11.0,12.0,13.0,14.0,15.0,16.0

.code
□GoASM proc
vmovups ymm0, ymmword ptr [vec1]
vmovups ymm1, ymmword ptr [vec2]

vaddps ymm2, ymm0, ymm1

ret
GoASM endp
end
```





CPUID is an instruction which determines the hardware capabilities at runtime.

We assumed SSE, SSE2 and AVX today, but it's usually safer to check the hardware with a CPUID call!

```
#include <iostream>
extern "C" void AVX512Test(double* c, double* a, double* b);
extern "C" bool AVXFoundationDetection();

Dint main()
{
   if (AVXFoundationDetection())
      std::cout << "This CPU is capabale of ZVX512 Fondation instruction set!" << std::endl;
   else
      std::cout << "Nope" << std::endl;</pre>
```

```
.code

AVXFoundationDetection proc
push rbx

mov eax, 7
mov ecx, 0

cpuid

shr ebx, 16
and ebx, 1

mov eax, ebx

pop rbx
ret
AVXFoundationDetection endp
```

