# **Cpr E 381: Computer Organization and Assembly-Level Programming**

### **Project Part 2 Report**


Project Teams Group #:5_	
Alex Brown	
Feam Members:Noah Ross	

Refer to the highlighted language in the project 1 instruction for the context of the following questions.

[1.a] Come up with a global list of the datapath values and control signals that are required during each pipeline stage.


IF > ID	1 ID + EX	1 Ex > Mem	Mem + WB]
nothections	mnetrute	Alvort	ALU out -
jv	RS	RT (write data)	men out
halt dolay	IRT	RD1	RD1
Jal Wilte Dota	shamt	RDZ /	RDZ
	branch	; r ·	ir
	RD 1	Rey Dst	Ruy Dst
	RD 2	Rey Wr	Rey WV
	jr 1	Man Write	mem to Reg
	ALM CTI	Mem to Rey	halt
	Rey Dst	mem Rend	24
	ReyWr	halt	
	Aluson		
	Mem Write !		
	mon to Ray	Pre	
16 m	Mem Read	in le	mu 5%
	Halt dulary	HV	
	jal	9 1019	
Proj2			
fetch mID, s	ilt in Ex?	1×a.	
		7 V	

[1.b.ii] High-level schematic drawing of the interconnection between components.



### [1.c.i] Include an annotated waveform in your writeup and provide a short discussion of result correctness.






I checked the entirety of the program by comparing it to what mars.sim had and by checking the Inst and RegWrData to their expected values. Everything matched

[1.c.ii] Include an annotated waveform in your writeup of two iterations or recursions of these programs executing correctly and provide a short discussion of result correctness. In your waveform and annotation, provide 3 different examples (at least one data flow and one control flow) of where you did not have to use the maximum number of NOPs.

#### #1



```
[inst #1] lui $1,4097
Register Write to Reg: 0x01 Val: 0x10010000
[inst #2] sll $0,$0,$0
Register Write to Reg: 0x00 Val: 0x00000000
[inst #3] sll $0,$0,$0
Register Write to Reg: 0x00 Val: 0x00000000
[inst #4] sll $0,$0,$0
Register Write to Reg: 0x00 Val: 0x000000000
[inst #5] ori $23,$1,0
Register Write to Reg: 0x17 Val: 0x10010000
[inst #6] addiu $16,$0,0
Register Write to Reg: 0x10 Val: 0x00000000
[inst #7] addiu $22,$0,12
Register Write to Reg: 0x16 Val: 0x0000000
[inst #8] addiu $17,$0,0
Register Write to Reg: 0x11 Val: 0x00000000
[inst #9] addiu $11,$0,0
Register Write to Reg: 0x0B Val: 0x00000000
[inst #10] addiu $12,$0,13
Register Write to Reg: 0x0C Val: 0x0000000D
[inst #11] sll $15,$17,2
Register Write to Reg: 0x0F Val: 0x00000000
```

For most of these instructions, no nops were required because the beginning of our bubble sort is just loading the initial values into different registers.

### #2

/tb/MyMips/s_RegWr	1	ı						
/tb/MyMips/s_RegWrAddr	5'h16		0F	00			08	09
/tb/MyMips/s_RegWrData	32'h0000000C		10010000	00000000			80000000	00000064
/tb/MyMips/s_IMemAddr	32'h00400028		00400048	0040004C	00400050	00400054	00400058	0040005C
/tb/MyMips/s_NextInstAddr	32'h00400028		00400048	0040004C	00400050	00400054	00400058	0040005C
/tb/MyMips/s_Inst	32'h00117880		8DE80000	8DE90004	00000000			0109502A
#b/Mahlipa/a_Llalt	١							

Lw \$t0 lw \$t1 nop x 3 slt

The lw \$t0 instruction requires no nops because the next instruction needs 3, so the instruction is given time to write back.

#### #3



/tb/MyMips/s_RegWr	1						
<u>+</u> → /tb/MyMips/s_RegWrAddr	5'h16	00				11	15
	32'h0000000C	00000000				00000001	0000000C
	32'h00400028	00400084	00400088	0040008C	00400090	00400094	00400098
→ /tb/MyMips/s_NextInstAddr	32'h00400028	00400084	00400088	0040008C	00400090	00400094	00400098
+ / /tb/MyMips/s_Inst	32'h00117880	22310001	02D0A822	00000000			1635FFE3
A							

Addi sub nop x 3 bne

The addi \$s1 instruction requires no nops because the next instruction needs 3, so the instruction is given time to write back.

[1.d] Report the maximum frequency your software-scheduled pipelined processor can run at and determine what your critical path is (specify each module/entity/component that this path goes through).


FMax: 52.41mhz Clk Constraint: 20.00ns Slack: 0.92ns

Our critical path was the alu. The bit shifter and adder and or/ander slow things down greatly and was, therefore, the critical path (the longest cycle). The path goes through a mux for ALU\_B input and then the ALU, and then the Fetch Unit.


Tot	al (ns)	Incr (ns)	Type	Element
===		=======================================	====	
	0.000	0.000		launch edge time
	3.089	3.089 R	_	clock network delay
	3.321	0.232	uTco	reg_N:RT_Reg dffg:\G_NBit_REG:0:DFF s_Q
	3.321	0.000 FF	CELL	_ 31 ·
	4.139	0.818 FF	IC	ALU_B_MUX \G_NBit_MUX:0:MUXI g_OR2 o_F~0 datad
	4.264	0.125 FF	CELL	ALU_B_MUX \G_NBit_MUX:0:MUXI g_OR2 o_F~0 combout
	4.568	0.304 FF	IC	ALU_unit G_ADD_SUB \G_NBit_ADDSUB:0:ADD g_AND2 o_F datab
	4.918	0.350 FF	CELL	ALU_unit G_ADD_SUB \G_NBit_ADDSUB:0:ADD g_AND2 o_F combout
	5.217	0.299 FF	IC	ALU_unit G_ADD_SUB \G_NBit_ADDSUB:1:ADD g_OR o_F~0 dataa
	5.641	0.424 FF	CELL	ALU_unit G_ADD_SUB \G_NBit_ADDSUB:1:ADD g_OR o_F~0 combout
	5.894	0.253 FF	IC	ALU_unit G_ADD_SUB \G_NBit_ADDSUB:2:ADD g_OR o_F~0 datad
	6.019	0.125 FF	CELL	ALU_unit G_ADD_SUB \G_NBit_ADDSUB:2:ADD g_OR o_F~0 combout
	6.267	0.248 FF	IC	ALU_unit G_ADD_SUB \G_NBit_ADDSUB:3:ADD g_OR o_F~0 datad
111	6.392	0.125 FF	CELL	ALU_unit G_ADD_SUB \G_NBit_ADDSUB:3:ADD g_OR o_F~0 combout
	6.820	0.428 FF	IC	ALU_unit G_ADD_SUB \G_NBit_ADDSUB:4:ADD g_OR o_F~0 datad
	6.945	0.125 FF	CELL	ALU_unit G_ADD_SUB \G_NBit_ADDSUB:4:ADD g_OR o_F~0 combout
	7.195	0.250 FF	IC	ALU_unit G_ADD_SUB \G_NBit_ADDSUB:5:ADD g_OR o_F~0 datad
	7.320	0.125 FF	CELL	ALU_unit G_ADD_SUB \G_NBit_ADDSUB:5:ADD g_OR o_F~0 combout
	7.571	0.251 FF	IC	ALU_unit G_ADD_SUB \G_NBit_ADDSUB:6:ADD g_OR o_F~0 datad
	7.696	0.125 FF	CELL	ALU_unit G_ADD_SUB \G_NBit_ADDSUB:6:ADD g_OR o_F~0 combout
	7.945	0.249 FF	IC	ALU_unit G_ADD_SUB \G_NBit_ADDSUB:7:ADD g_OR o_F~0 datad
	8.070	0.125 FF	CELL	ALU_unit G_ADD_SUB \G_NBit_ADDSUB:7:ADD g_OR o_F~0 combout
	8.321	0.251 FF	IC	ALU_unit G_ADD_SUB \G_NBit_ADDSUB:8:ADD g_OR o_F~0 datad
	8.446	0.125 FF	CELL	ALU_unit G_ADD_SUB \G_NBit_ADDSUB:8:ADD g_OR o_F~0 combout
	8.705	0.259 FF	IC	ALU_unit G_ADD_SUB \G_NBit_ADDSUB:9:ADD g_OR o_F~0 datac
	8.986	0.281 FF	CELL	ALU_unit G_ADD_SUB \G_NBit_ADDSUB:9:ADD g_OR o_F~0 combout
	9.244	0.258 FF	IC	ALU_unit G_ADD_SUB \G_NBit_ADDSUB:10:ADD g_OR o_F~0 datac
	9.525	0.281 FF	CELL	ALU_unit G_ADD_SUB \G_NBit_ADDSUB:10:ADD g_OR o_F~0 combout
	9.780	0.255 FF	IC	ALU_unit G_ADD_SUB \G_NBit_ADDSUB:11:ADD g_OR o_F~0 datac
	10.061	0.281 FF	CELL	ALU_unit G_ADD_SUB \G_NBit_ADDSUB:11:ADD g_OR o_F~0 combout
	10.314	0.253 FF	IC	ALU_unit G_ADD_SUB \G_NBit_ADDSUB:12:ADD g_OR o_F~0 datad
	10.439	0.125 FF	CELL	ALU unit G ADD SUB \G NBit ADDSUB:12:ADD g OR o F~0 combout
	10.689	0.250 FF	IC	ALU_unit G_ADD_SUB \G_NBit_ADDSUB:13:ADD g_OR o_F~0 datad
	10.814	0.125 FF	CELL	ALU_unit G_ADD_SUB \G_NBit_ADDSUB:13:ADD g_OR o_F~0 combout
	11.207	0.393 FF	IC	ALU_unit G_ADD_SUB \G_NBit_ADDSUB:14:ADD g_OR o_F~0 datad
	11.332	0.125 FF	CELL	ALU unit G ADD SUB \G NBit ADDSUB:14:ADD g $OR OF\sim0 combout$

```
13.366
                 0.125 FF
                           CELL
                                 ALU_unit|G_ADD_SUB|\G_NBit_ADDSUB:19:ADD|g_OR|o_F~0|combout
    13.618
                 0.252 FF
                             IC
                                  ALU unit|G ADD SUB|\G NBit ADDSUB:20:ADD|g OR|o F~0|datad
    13.743
                 0.125 FF
                           CELL
                                  ALU unit|G ADD SUB|\G NBit ADDSUB:20:ADD|g OR|o F~0|combout
                                  ALU unit | G ADD SUB | \G NBit ADDSUB: 21: ADD | g OR | o F~0 | datad
    13.991
                 0.248 FF
                             IC
                                  ALU_unit|G_ADD_SUB|\G_NBit_ADDSUB:21:ADD|g_OR|o_F~0|combout
                 0.125 FF
    14.116
                           CELL
                                  ALU unit|G ADD SUB|\G NBit ADDSUB:22:ADD|g OR|o F~0|datac
    14.374
                 0.258 FF
                             IC
                                  ALU unit | G ADD SUB | \G NBit ADDSUB: 22: ADD | g OR | o F~0 | combout
                 0.281 FF
    14.655
                           CELL
                 0.256 FF
                                  ALU unit|G ADD SUB|\G NBit ADDSUB:23:ADD|g OR|o F~0|datac
    14.911
                                  ALU unit | G ADD SUB | \G NBit ADDSUB: 23: ADD | g OR | o F~0 | combout
                 0.281 FF
                           CELL
    15.192
    15.443
                 0.251 FF
                             IC ALU_unit|G ADD_SUB|\G_NBit_ADDSUB:24:ADD|g_OR|o_F~0|datad
                 0.125 FF
                                  ALU\_unit | G\_ADD\_SUB | \setminus G\_NBit\_ADDSUB : 24 : ADD | g\_OR | o\_F \sim 0 | combout
    15.568
                           CELL
    15.823
                 0.255 FF
                                  ALU unit|G ADD SUB|\G NBit ADDSUB:25:ADD|g OR|o F~0|datac
                                 ALU unit | G ADD SUB | \G NBit ADDSUB: 25: ADD | g OR | o F~0 | combout
    16.104
                 0.281 FF
                           CELL
    16.360
                 0.256 FF
                             IC
                                  ALU\_unit|G\_ADD\_SUB|\G_NBit\_ADDSUB:26:ADD|g\_OR|o\_F~0|datac
    16.641
                 0.281 FF
                           CELL
                                  ALU\_unit|G\_ADD\_SUB|\backslash G\_NBit\_ADDSUB:26:ADD|g\_OR|o\_F\sim0|combout
                                  ALU unit|G ADD SUB|\G NBit ADDSUB:27:ADD|g OR|o F~0|datad
    16.892
                 0.251 FF
                             IC
    17.017
                 0.125 FF
                           CELL
                                  ALU unit|G ADD SUB|\G NBit ADDSUB:27:ADD|g OR|o F~0|combout
                 0.249 FF
                                 ALU_unit|G_ADD_SUB|\G_NBit_ADDSUB:28:ADD|g_OR|o_F~0|datad
    17.266
                             IC
                                  ALU_unit|G_ADD_SUB|\G_NBit_ADDSUB:28:ADD|g_OR|o_F~0|combout
    17.391
                 0.125 FF
                           CELL
                                  ALU\_unit|G\_ADD\_SUB|\backslash G\_NBit\_ADDSUB:29:ADD|g\_OR|o\_F\sim0|datad
    17.642
                 0.251 FF
                             IC
    17.767
                 0.125 FF
                           CELL
                                  ALU unit|G ADD SUB|\G NBit ADDSUB:29:ADD|g OR|o F~0|combout
                                 ALU unit|G MUXout|\G NBit MUX:31:MUXI|o F~6|datad
                 0.387 FF
    18.154
                             IC
                                  ALU unit|G MUXout|\G NBit MUX:31:MUXI|o F~6|combout
    18.304
                 0.150 FR
                           CELL
                 0.202 RR
                                 ALU unit | G MUXout | \G NBit MUX:31:MUXI | o F~18 | datad
    18.506
                             IC
                 0.155 RR
                           CELL ALU unit|G MUXout|\G NBit MUX:31:MUXI|o F~18|combout
    18.661
                 0.205 RR
                             IC ALU_unit|G_MUXout|\G_NBit_MUX:31:MUXI|o_F~19|datad
    18.866
    19.005
                 0.139 RF
                                  ALU unit|G MUXout|\G NBit MUX:31:MUXI|o F~19|combout
                           CELL
    19.254
                 0.249 FF
                                 EX_Fetch_Unit|branchSel|o_F~0|datad
                             IC
    19.404
                 0.150 FR
                                  EX Fetch Unit|branchSel|o F~0|combout
    19.677
                0.273 RR
                             IC
                                  Fetch Unit IF|g pcreg|\G NBit REG:9:REGI|s Q~2|datac
    19.944
                 0.267 RF
                           CELL
                                  Fetch Unit IF|g pcreg|\G NBit REG:9:REGI|s Q~2|combout
    20.813
                 0.869 FF
                                  Fetch_Unit_IF|g_MUX|\G_NBit_MUX:20:MUXI|g_OR2|o_F~0|datac
                             IC
    21.094
                 0.281 FF
                           CELL
                                 Fetch_Unit_IF|g_MUX|\G_NBit_MUX:20:MUXI|g_OR2|o_F~0|combout
    21.321
                 0.227 FF
                                  Fetch Unit IF|g MUX|\G NBit MUX:20:MUXI|g OR2|o F~1|datad
                             IC
                 0.125 FF
                                  Fetch Unit IF|g MUX|\G NBit MUX:20:MUXI|g OR2|o F~1|combout
    21.446
                           CELL
                                  Fetch_Unit_IF|g_MUX|\G_NBit_MUX:20:MUXI|g_OR2|o_F~2|datac
    21.681
                 0.235 FF
                             IC
                                 Fetch\_Unit\_IF|g\_MUX| \\ \setminus G\_NBit\_MUX: 20: \\ MUXI|g\_0R2|o\_F~2| \\ combout
    21.962
                 0.281 FF
                           CELL
                                  Fetch_Unit_IF|g_pcreg|\G_NBit_REG:20:REGI|s_Q|d
    21.962
                 0.000 FF
                             IC
    22.066
                 0.104 FF
                           CELL
                                  fetchIF:Fetch Unit IF|PCreg:g pcreg|PCdffg:\G NBit REG:20:REGI|s Q
Data Required Path:
```

[2.a.ii] Draw a simple schematic showing how you could implement stalling and flushing operations given an ideal N-bit register.



[2.a.iii] Create a testbench that instantiates all four of the registers in a single design. Show that values that are stored in the initial IF/ID register are available as expected four cycles later, and that new values can be inserted into the pipeline every single cycle. Most importantly, this testbench should also test that each pipeline register can be individually stalled or flushed.



Our team didn't make a register for each stage; we made a register for each signal. This was incredibly time-consuming, and I would not do it this way next time, but we were learning what signals we needed one at a time, and that was one way to make it functional. For this reason, we don't have a test bench that can test 4 registers for their ability to carry data to the next clock cycle, but we can show you the cascading signals. The example is Write Enable: you can see it is 1 when it is created in EX, then 1 in the next cycle (MEM), then 1 in the cycle after that (WB). This way, we could physically see each signal where it was at and add and subtract signals with ease.

### [2.b.i] list which instructions produce values and what signals (i.e., bus names) in the pipeline these correspond to.

Specifying Signals Specific to the instructions production as opposed to all the other signals that are at play, such as ones that lead aid in consumption.

- Addi WB\_s\_WrEn, WB\_s\_MemtoReg(set to 0),
   WB s ALUresult, WB s RegWrData, EX s Imm
- Addiu WB\_s\_WrEn, WB\_s\_MemtoReg(set to 0),
   WB\_s\_ALUresult,WB\_s\_RegWrData,EX\_s\_Imm
- Andi WB\_s\_WrEn, WB\_s\_MemtoReg(set to 0), WB\_s\_ALUresult,WB\_s\_RegWrData,EX\_s\_Imm
- Lui WB\_s\_WrEn, WB\_s\_MemtoReg(set to 0), WB\_s\_ALUresult,WB\_s\_RegWrData, EX\_s\_lmm, s\_LUI
- Lw WB\_s\_WrEn, WB\_s\_MemtoReg(set to 0) ,WB\_s\_RegWrData, WB\_s\_DmemOut
- **SIti** -WB\_s\_WrEn, WB\_s\_MemtoReg(set to 0), WB\_s\_ALUresult,WB\_s\_RegWrData, EX s Imm
- Sw (value produced in dmem) MEM\_s\_MemWrite, MEM\_s\_RT, MEM\_s\_ALUresult
- **Xori** WB\_s\_WrEn, WB\_s\_MemtoReg(set to 0), WB\_s\_ALUresult,WB\_s\_RegWrData, EX s Imm
- Ori WB\_s\_WrEn, WB\_s\_MemtoReg(set to 0), WB\_s\_ALUresult, WB\_s\_RegWrData, EX s Imm
- Addu WB\_s\_WrEn, WB\_s\_MemtoReg(set to 0), WB\_s\_ALUresult, WB\_s\_RegWrData
- Sub WB s WrEn, WB s MemtoReg(set to 0), WB s ALUresult, WB s RegWrData
- **Subu** WB\_s\_WrEn, WB\_s\_MemtoReg(set to 0), WB\_s\_ALUresult,WB\_s\_RegWrData
- And WB\_s\_WrEn, WB\_s\_MemtoReg(set to 0), WB\_s\_ALUresult, WB\_s\_RegWrData
- Or WB s WrEn, WB s MemtoReg(set to 0), WB s ALUresult, WB s RegWrData
- Xor WB s WrEn, WB s MemtoReg(set to 0), WB s ALUresult, WB s RegWrData
- Nor WB s WrEn, WB s MemtoReg(set to 0), WB s ALUresult, WB s RegWrData
- SIt WB\_s\_WrEn, WB\_s\_MemtoReg(set to 0), WB\_s\_ALUresult, WB\_s\_RegWrData
- Add WB\_s\_WrEn, WB\_s\_MemtoReg(set to 0), WB\_s\_ALUresult, WB\_s\_RegWrData
- sII WB\_s\_WrEn, WB\_s\_MemtoReg(set to 0), WB\_s\_ALUresult, WB\_s\_RegWrData
- Srl WB s WrEn, WB s MemtoReg(set to 0), WB s ALUresult, WB s RegWrData
- Sra WB\_s\_WrEn, WB\_s\_MemtoReg(set to 0), WB\_s\_ALUresult, WB\_s\_RegWrData
- Jal WB s WrEn, WB s MemtoReg(set to 0), WB s RegWrData, EX s PCp4
- Bgezal WB s WrEn, WB s MemtoReg(set to 0), WB s RegWrData, EX s PCp4
- bgtzal WB\_s\_WrEn, WB\_s\_MemtoReg(set to 0), WB\_s\_RegWrData, EX\_s\_PCp4

[2.b.ii] List which of these same instructions consume values and what signals in the pipeline these correspond to.

Specifying Signals Specific to the instruction's consumption as opposed to all the other signals that are at play such as ones that lead aid in production.

- Addi ID s instruction, EX s RS
- Addiu ID s instruction, EX s RS
- Andi ID s instruction, EX s RS
- Lw (consumes from dmem) EX\_s\_RS
- Sw ID s instruction, MEM s MemWrite
- Beq ID s instruction, ID s PCp4
- **Bne** ID\_s\_instruction, ID\_s\_PCp4
- Xori ID s instruction, EX s RS
- Ori ID s instruction, EX s RS
- **Bgez** ID\_s\_instruction, EX\_s\_RT, EX\_s\_RS, ID\_s\_PCp4
- Bgezal ID s instruction, EX s RT, EX s RS, ID s PCp4
- Bgtz ID\_s instruction, EX\_s\_RT, EX\_s\_RS, ID\_s\_PCp4
- Blez ID s instruction, EX s RT, EX s RS, ID s PCp4
- Bitzal ID s instruction, EX s RT, EX s RS, ID s PCp4
- Blitz ID\_s\_instruction, EX\_s\_RT, EX\_s\_RS, ID\_s\_PCp4
- Addu ID s instruction, EX s RT, EX s RS
- **Sub** ID\_s\_instruction, EX\_s\_RT, EX\_s\_RS
- Subi ID s instruction, EX s RT, EX s RS
- And ID s instruction, EX s RT, EX s RS
- **Or** ID\_s\_instruction, EX\_s\_RT, EX\_s\_RS
- Xor ID\_s\_instruction, EX\_s\_RT, EX\_s\_RS
- Nor ID s instruction, EX s RT, EX s RS
- **SIt** ID\_s\_instruction, EX\_s\_RT, EX\_s\_RS
- Add ID\_s\_instruction, EX\_s\_RT, EX\_s\_RS
- sII ID s instruction, EX s RT, EX s RS
- **srl** -ID s instruction, EX\_s\_RT, EX\_s\_RS
- **sra** -ID\_s\_instruction,EX\_s\_RT, EX\_s\_RS

Most of these instructions just use signals pertaining to where their data is to be consumed from. There is obviously a lot more that goes into it, but these are the basics for where the consumption comes from.

[2.b.iii] generalized list of potential data dependencies. From this generalized list, select those dependencies that can be forwarded (write down the corresponding pipeline stages that will be forwarding and receiving the data), and those dependencies that will require hazard stalls.

All data hazards we need to handle for this project essentially concern Data Production followed immediately by consumption from the data location that just had a produced value. Forwarding from the dmem out to the EXE stage can allow an instruction to move into exe right behind the producing instruction instead of waiting in the ID stage to let

the instruction before it gets to the WB stage. Forwarding could also allow any ALU instruction's result to be brought back to the ALU earlier than it would be if they had to wait for its writeback.

### [2.b.iv] global list of the datapath values and control signals that are required during each pipeline stage

IF	ID	EXE	MEM	WB
s_PC_WR_EN	ID_s_instruction	EX_s_ALUSrc	MEM_s_ALUres ult	s_HaltDelay_4
IF_s_PCwriteba	ID_s_PCp4	EX_s_RT	MEM_s_RT	WB_s_WrEn
EX_s_Alt	s_RegDst	EX_s_lmm	MEM_s_MemWr ite	WB_s_MemtoR eg
s_PCp4	s_Jump	EX_s_RS		WB_s_ALUresul t
s_NextInstAddr	s_Branch	s_ALU_B		WB_s_DmemOu
s_IMemAddr	s_BranchSel	EX_s_ALUctrl		s_RD_data
s_IF_MUX_SEL	s_JRCtrl	EX_s_shamt		WB_s_RegWrD ataSel
	s_JAL	s_ALUresult		WB_s_RegWrD ata
	s_MemRead	EX_s_Instruction		
	s_MemToReg	EX_s_PCp4		
	s_MemWrite	EX_s_Jump		
	s_ALUSrc	EX_s_Branch		
	EX_s_RegWrAd dr	EX_s_JRctrl		
	MEM_s_RegWr Addr	s_Zero		
	WB_s_RegWrA	s_ALU_slt		

ddr		
ID_s_Instruction	EX_s_BranchSe	
EX_s_Instruction	s_WrEnIn	
MEM_s_Instructi on	EX_s_RegWr	
s_ID_MUX_SEL	EX_s_RegWrSel	
s_SignSel	EX_s_Alt_MID	
s_RegWrData1		
s_LUI		
s_RegWrAddr1		
s_RegWrAddr		
s_RegWr		
s_RegWrData		

[2.c.i] list all instructions that may result in a non-sequential PC update and in which pipeline stage that update occurs.


- Beq
- Bne
- Jump
- Jal
- Bgez
- Bgezal
- Bgtz
- Blez
- Bltzal
- Blitz

All of the PC changes occur when these instructions hit the EXE stage of execution.

[2.c.ii] For these instructions, list which stages need to be stalled and which stages need to be squashed/flushed relative to the stage each of these instructions is in.

When these stages hit the instruction decode, IF and ID need to be stalled, and the IF->ID Register needs to be squashed so that any instructions behind it in IMEM do not make it into the pipeline. Essentially 1 stage needs to be flushed which results in two stages being stalled.

[2.d] Implement the hardware-scheduled pipeline using only structural VHDL. As with the previous processors that you have implemented, start with a high-level schematic drawing of the interconnection between components.



#### Control Code:

Number	Output Name	Signal Name
1	o_RegDst	s_RegDst
2	o_RegWrDataSel	s_RegWrDataSel
3	o_Jump	s_Jump
4	o_Branch	s_Branch
5	o_BranchSel	s_BranchSel
6	o_JR	s_JRctrl

7	o_JAL	s_JAL
8	o_MemRead	s_MemRead
9	o_MemtoReg	s_MemToReg
10	o_MemWrite	s_MemWrite
11	o_ALUSrc	s_ALUSrc
12	o_RegWrite	s_RegWr1
13	o_EXT	s_SignSel
14	o_RegWriteSel	s_RegWrSel
15	o_ALUOp	s_ALUctrl

[2.e – i, ii, and iii] In your writeup, show the QuestaSim output for each of the following tests, and provide a discussion of result correctness. It may be helpful to also annotate the waveforms directly.

This will be a little difficult to complete as the Hardware Scheduled Pipeline is not fully functional, and most programs cannot be executed properly.


Proj1\_Base\_Tests.s:

These waveforms show "Hazard\_Unit," "RegFile," and "Instruction Memory," as this shows the most important waves visually.

Arbitylytigsihazard unit units instRS     Arbitylytigsihazard unit units instRS     Arbitylytigsihazard unit units instRT     Arbitylytigsihazard unit units EEE Dest     Arbitylytigsihazard unit units EEE Dest     Arbitylytigsihazard unit units Mem Dest     Arbitylytigsihazard unit units Mem Dest     Arbitylytigsihazard unit units Mem Dest     Arbitylytigsihazard unit units instruction     Arbitylytigsihazard unit units instruction     Arbitylytigsihazard unit units in E. D. W     Arbitylytigsihazard unit units in E. D. W     Arbitylytigsihazard unit units in E. D. W     Arbitylytigsihazard unit units in jesenbazardMX     Arbitylytigsihazard unit units jesenbazardMX     Arbitylytigsihazard units units jesenbazardMX     Arbitylytigsihazardmine     Arbitylytigsihazardmine     Arbitylytigsihazardissississississississississississississ	STIGAL   XX   CO	200824 200824 200826 2008 2008 2008 2008 2008 2008 20	20082012 20082012 20092 201484820 201	10A 19B 19A 19B 19148600 24040068 40982012 4 4 4 4 4 909 911294821 9A 19B	08 090 09092012 0999 090909001 090909000 0	200 100000 13 1000000 1000000 10000000 10000000 1000000	09 00 00 00 00 00 00 00 00 00 00 00 00 0	000 109 109 109 109 109 109 109 109 109
09 00 00 00 00 00 00 00 00 00 00 00 00 0	08 09 09 01695024 01204821 01204821 4 4 4 005 316C2012 08 09	(0000000 (01204821	0000000	3	316C2012 01696024	0000000	00000000	3
00000000	(000210A) (0000000) (0000000) (0000000) (0000000) (0000000) (0000000) (0000000) (00000000) (00000000	08 09 0C 01696025 339490064 01696026	00000200 (0 00 00 00 00 00000000	00) (0000210A) (000000 00000000 00	13	0C 0C 35490064 (01696025	08001000  08001000  08	09000000 09 09 0C 2949F9C 014B482A 35490064
(008   009   XXXXXXXXX   (31696026   3.9490064   (08   09   00   00   00   00   00   00	00A	00002012	(00000118	0000009C {00000000} {0000000	00 00000000 000000000	(014B482A (0A (000000F8	2949F9C 0B 00002012 00002012 0000000 (00000000) (0000000) (00000000)	000E 000A4A80 09 0C 00002209E 00000000C 000001(0000000 000001000

0A		[00				Į0D							
09		0A			,OD	09							
(00		109	109			IOD		100 10D		00			
	00		109	09				100		0D		00	
2949FF9C		000A4A80	000A4A82	000A4A83			DA90000						
00000000		2949FF9C	000A4A80	000A4A82			C0D1001	00000000					
(00000000			2949FF9C	000A4A80	000A4A	82 00	00A4A83	3C0D1001		00000000			
	=												
3						4						3	
4	3					4				3			
3													
00E		100F	010	011	012	[01	12						
XXXXXXXX		100.	1010	744	144	1							
000A4A80		000A4A82	000A4A83	3C0D1001	ADA900		DAE0000						
0A		00			100	I OD							
09	100	I 0A		109	IOD	109	,			OD		00	
	100000000			- 05	(0003E0	00 00	0000000			10010000		00000000	
000000F8		00000000				10	0010000						
	00000001	000000F8			1001000		003E000	00000000					
{(00000000)} {(00000000		0} {000000000} {000000	000} {000000000} {0000			00} [00000000 ] {00	00000000} {00000000	{000000000} {00					
00000200	100000000			00000200						00002000		00000000	
	1   1   1   1   1   1   1   1   1   1	690 pc	700 pc	720 ns	740 pc	760 pc		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	900	l I I I I I I I I I I I I I I I I I I I	920	l I I I I I I I I I I I	1111
	00 115	000 113	700113	720113	740115	700113	3 //	50 115	800	/113	020	7113	
OD .			OA.			00	xx						
0D 09		OE	lов			00	XX						
00		, OE , O9	OB OE	09		00				.0			
00 0D 00			lов	Į0E		00	XX 00	XX 00		,	ΧX		
00 0D X00 09 X0D	100	09	0B 0E 09	0E		00 09 0E	XX 100			,			
00 00 00 00 00 00 00 00 00 00 00 00 00	100	09 8DAE0000	08 0E 09	0E 09 4822 01	484823	00 09 0E 50000000	00 09 09 XXXXXXXX	.00		(	XX 00		
00 00 00 00 00 00 00 00 00 00 00 00 00	200	09	0B 0E 09 014B4 8DAE	105 109 4822 101 0000 101	4B4823 4B4822	00 09 0E 50000000 014B4823	00 09 09 09 09 09 09 09	XXX	xxxxxx	(	XX 00 00000000		
00 00 00 00 00 00 00 00 00 00 00 00 00	300	09 8DAE0000	08 0E 09	105 109 4822 101 0000 101	4B4823 4B4822	00 09 0E 50000000	00 09 09 XXXXXXXX	XXX		(	XX 00		
00 00 00 00 00 00 00 00 00 00 00 00 00	200	09 8DAE0000	0B 0E 09 014B4 8DAE	105 109 4822 101 0000 101	4B4823 4B4822	00 09 0E 50000000 014B4823	00 09 09 09 09 09 09 09	XXX	xxxxxx	(	XX 00 00000000		
00 00 00 00 00 00 00 00 00 00 00 00 00	100	09 8DAE0000	0B 0E 09 014B4 8DAE	105 109 4822 101 0000 101	4B4823 4B4822	00 09 0E 50000000 014B4823	00 09 09 09 09 09 09 09	XXX	xxxxxx	(	XX 00 00000000		
00 00 00 00 00 00 00 00 00 00 00 00 00		09 8DAE0000	0B 0E 09 014B4 8DAE	105 109 4822 101 0000 101	4B4823 4B4822	00 09 0E 50000000 014B4823	00 09 09 09 09 09 09 09	XXX 500	xxxxxx	(	XX 00 00000000		
00 00 00 00 00 00 00 00 00 00 00 00 00	200	09 8DAE0000	0B 0E 09 014B4 8DAE	105 109 4822 101 0000 101	4B4823 4B4822	00 09 0E 50000000 014B4823	00 09 09 09 09 09 09 09	00 XXX 500	xxxxxx	(	XX 00 00000000		
00 00 100 00 100 00 100 00 000 000 000		09 8DAE0000	0B 0E 09 014B4 8DAE	105 109 4822 101 0000 101	4B4823 4B4822	00 09 0E 50000000 014B4823	00 09 09 09 09 09 09 09	XXX 500	xxxxxx	(	XX 00 00000000		
00 00 00 00 00 00 00 00 00 00 00 00 00		09 8DAE0000	0B 0E 09 014B4 8DAE	105 109 4822 101 0000 101	4B4823 4B4822	00 09 0E 50000000 014B4823	00 09 09 09 09 09 09 09	00 XXX 500	xxxxxx	(	000000000		
00 00 100 00 100 00 100 00 00 100 00 0		09 8DAE0000	0B 0E 09 014B4 8DAE	105 109 4822 101 0000 101	4B4823 4B4822 AE0000	00 09 0E 50000000 014B4823	00 09 09 09 09 09 09 09	00 XXX 500	XXXXXX 000000	(	000000000		
00 00 100 00 00 100 ADA90000 00 000 000 000 000 000 000 000 00		.09 	08 0E 09 09 014B± 8DAE ADAS	OE   109   1822   1010   101	4B4823 4B4822 AE0000	09 09 0E 55000000 014B4823 014B4822	XX 100 109 200 200 200 200 200 200 200 200 200 2	00 XXX 500	XXXXXX 000000	(	000000000		
00 00 00 00 00 00 00 00 00 00 00 00 00		09 BDAE00000 ADA90000	08 09 09 0148-80AE ,ADA9	0E 09 1822 011 0000 011 0000 80	4B4823 4B4822 AE0000	000 109 0E 50000000 014B4823 014B4822	XX 100 109 200 200 200 200 200 200 200 200 200 2	00 XXX 500	XXXXXX 000000	(	000000000		
00 100 00 100 00 100 00 100 00 100 00 100 00		.09 	08 0E 09 09 014B-3DAE ADA9	0E 09 1822 011 0000 011 0000 80	4B4923 4B4922 AE0000	00 09 09 09 00 00 00 00 00 00 00 00 00 0	XX 109 109 XXXXXXXX 15000000 1014B4823 1018	00 XXX 500	XXXXXX 000000	(	000000000		
00 00 00 00 00 00 00 00 00 00 00 00 00		09 8DAE0000 ADA90000 0144	08 09 09 014B-30AE 30AE ADA9	0E 09 1822 011 0000 011 0000 80	4B4823 4B4822 AE0000 6	00   109   109   108   109   108   109   108   109   1	XX 100 109 XXXXXXXXX 50000000 1014B4823 1018	00 XXX 500	XXXXXX 000000	(	000000000		
00 100 00 100 00 100 00 100 00 100 00 100 00		09 BDAE00000 ADA90000	08 0E 09 09 014B-3DAE ADA9	0E 09 1822 011 0000 011 0000 80	4B4823 4B4822 AE0000 6	00 09 09 09 00 00 00 00 00 00 00 00 00 0	XX 109 109 XXXXXXXX 15000000 1014B4823 1018	00 XXX 500	XXXXXX 000000	(	00000000 000000000 000000000		
00 00 100 00 00 100 00 00 00 00 00 00 00	3	09 8DAE0000 ADA90000 0144	08 09 09 0148-30AE 30AE 30AE 30AE 30AE 30AE 30AE 30AE	10E 109 109 109 109 109 109 109 109 109 109	4B4823 4B4822 AE0000 6	000  109  00E  50000000  01484823  01484822   017  XXXXXXXXX  00  00  00E  000000000	09	00 XXX 500	XXXXXX 000000		00000000 000000000 000000000		
00 100 00 100 00 100 100 100 100 100 10	13	09 8DAE0000 ADA90000 0144	08 0E 09 09 014B4B4 ADA9 014B4 00A 08	OF   OF	4B4823 4B4822 AE0000 6 6	00 09 09 09 09 09 09 09 09 09 09 09 09 0	. XX .00 .09 .XXXXXXXX .50000000 .01484823 .018	00 XXX 500	XXXXXX 000000		00000000 000000000 000000000 000000000		
00 00 00 00 00 00 00 00 00 00 00 00 00	13	09 8DAE0000 ADA90000 014 014 01484822	08 09 09 0148-80AE ADA9 ADA9 015 015 000 000 00000	100 109 1822 (91 0000 (91 0000 (8D 0000 (8D 101 1823 (50) 101 101 101 101 101 101 101 101 101 1	4B4823 4B4822 AE0000 6	00   09   09   09   09   09   09   09	09	200 2 XXX 5 500 4 4 4 4	XXXXXX 100000		00000000000000000000000000000000000000		
00 00 00 00 00000000 000000000 00000000	13 100 100000000 200000000	09 8DAE0000 ADA90000 014 014 01484822	08 09 09 0148-80AE ADA9 ADA9 015 015 000 000 00000	100 109 1822 (91 0000 (91 0000 (8D 0000 (8D 101 1823 (50) 101 101 101 101 101 101 101 101 101 1	4B4823 4B4822 AE0000 6 000000 010000	00   09   09   09   09   09   09   09	XX	200 2 XXX 5 500 4 4 4 4	XXXXXX 100000	(3)	XX 20 20 20 20 20 20 20 20 20 20 20 20 20	000000)	
00 00 00 00 00 00 00 00 00 00 00 00 00	13	09 8DAE0000 ADA90000 014 014 01484822	08 09 09 0148-80AE ADA9 ADA9 015 015 000 000 00000	100 109 1822 (91 0000 (91 0000 (8D 0000 (8D 101 1823 (50) 101 101 101 101 101 101 101 101 101 1	4B4823 4B4822 AE0000 6 000000 010000	00   09   09   09   09   09   09   09	09	200 2 XXX 5 500 4 4 4 4	XXXXXX 100000	(3)	00000000000000000000000000000000000000	000000)	
00	13 100 100000000 200000000	09 8DAE0000 ADA90000 014 014 01484822	08 09 09 0148-80AE ADA9 ADA9 015 015 000 000 00000	100 109 1822 (91 0000 (91 0000 (8D 0000 (8D 101 1823 (50) 101 101 101 101 101 101 101 101 101 1	4B4823 4B4822 AE0000 6 000000 010000	00   09   09   09   09   09   09   09	XX	200 2 XXX 5 500 4 4 4 4	XXXXXX 100000	(3)	XX 20 20 20 20 20 20 20 20 20 20 20 20 20	000000)	
00	13 100 100000000 200000000	09 8DAE0000 ADA90000 014 014 01484822	08 09 09 0148-80AE ADA9 ADA9 015 015 000 000 00000	100 109 1822 (91 0000 (91 0000 (8D 0000 (8D 101 1823 (50) 101 101 101 101 101 101 101 101 101 1	4B4823 4B4822 AE0000 6 000000 010000	00   09   09   09   09   09   09   09	XX	200 2 XXX 5 500 4 4 4 4	XXXXXX 100000	(3)	XX 20 20 20 20 20 20 20 20 20 20 20 20 20	000000]	
00	13 100 100000000 200000000	09 8DAE0000 ADA90000 014 014 01484822	08 09 09 0148-80AE ADA9 ADA9 015 015 000 000 00000	100 109 1822 (91 0000 (91 0000 (8D 0000 (8D 101 1823 (50) 101 101 101 101 101 101 101 101 101 1	4B4823 4B4822 AE0000 6 000000 010000	00   09   09   09   09   09   09   09	XX	200 2 XXX 5 500 4 4 4 4	XXXXXX 100000	(3)	XX 20 20 20 20 20 20 20 20 20 20 20 20 20	000000)	
00	13 100 100000000 200000000	09 8DAE0000 ADA90000 014 014 01484822	08 09 09 0148-80AE ADA9 ADA9 015 015 000 000 00000	100 109 1822 (91 0000 (91 0000 (8D 0000 (8D 101 1823 (50) 101 101 101 101 101 101 101 101 101 1	4B4823 4B4822 AE0000 6 000000 010000	00   09   09   09   09   09   09   09	XX	200 2 XXX 5 500 4 4 4 4	XXXXXX 100000	(3)	XX 20 20 20 20 20 20 20 20 20 20 20 20 20	000000)	
00	13 100 100000000 200000000	09 8DAE0000 ADA90000 014 014 01484822	08 09 09 0148-80AE ADA9 ADA9 015 015 000 000 00000	100 109 1822 (91 0000 (91 0000 (8D 0000 (8D 101 1823 (50) 101 101 101 101 101 101 101 101 101 1	4B4823 4B4822 AE0000 6 000000 010000	00   09   09   09   09   09   09   09	XX	200 2 XXX 5 500 4 4 4 4	XXXXXX 100000	(3)	XX 20 20 20 20 20 20 20 20 20 20 20 20 20	000000)	
00 00 00 00 00000000 000000000 00000000	13 100 100000000 200000000	09 8DAE0000 ADA90000 014 014 01484822	08 09 09 0148-80AE ADA9 ADA9 015 015 000 000 00000	100 109 1822 (91 0000 (91 0000 (8D 0000 (8D 101 1823 (50) 101 101 101 101 101 101 101 101 101 1	4B4823 4B4822 AE0000 6 000000 010000	00   09   09   09   09   09   09   09	XX	200 2 XXX 5 500 4 4 4 4	XXXXXX 100000	(3)	XX 20 20 20 20 20 20 20 20 20 20 20 20 20	000000)	

### simpleBranch.s:



10	00	00							10		00																XX					
12							13		00								10		00								XX					
12   00	00	00							13		00								10		00								XX		00	
	12	12	00								13										10		00								XX	
34121234   05E00008   0000000   34131234   1200004   00000000   00000000   00000000   000000			12		00								13		00								10		_							
34131234 03E00008 00000000							34131	234	12000								08100								50000	000						
Company   Comp									34131	234									08100	00D							50000					
6	34	34121234	03E00	800	00000	000					34131	234	12000	004	00000	000					08100	000D	00000	000					50000	000	XXXXX	(XXX
6																																
6																													<u> </u>			
6																											_					
6																																
6																										_			4			
1F																					<u> </u>						_		4			
00			6		[3				6		7		6		13		6		7		I 6		13			_	_					
12   100   133   100   10000000   100001234   100000000   100001234   100000000   100001234   100000000   100001234   100000000   100000000   100000000   100000000	100	00									00																					
0000000							13		00			_					10		00							_	XX					
			12		00								13		100								10		00							
												_										_				_						
0000000			00001	234	00000	000							00001	234	100000	000							00001	234	00000	0000						
		00000000							00001	234	00000	000														_	_				_	
000001																																
00D									100000	{00000	J000} {C								100000}	{0000	0000}{	100000					000000	10} {000	100000}			
000000X				000	00000	000			000					000	00000			001			000		00000	000			1005		010		00000	J00
50000000	0/		007				008		.009				UUA				OOR				1000				.00E		TOOF		010			
	X.																															
	000		04404	204			10000	004	04141	204			00100	000			04404	204			50000	2000			VVVV	WWW.						
	000		34131	234			12000	004	34141	234			08100	UUD			34121	234			,50000	1000			XXXX	XXXX						
ns 360 ns 380 ns 400 ns 420 ns 440 ns 460 ns 480 ns 500 ns 520 ns 540 ns 560 ns 580 ns 600 ns 620 ns 640 ns 660 ns	360 ns																															61

\*Simple branch doesn't complete as desired due to a problem with stalling after a beq instruction.

[2.e.i] Create a spreadsheet to track these cases and justify the coverage of your testing approach. Include this spreadsheet in your report as a table.

WAR hazards should be impossible, given the structure of the pipeline. Forwarding will not be demonstrated as no functionality for it was created. Given the time, we could create a forwarding unit in the EXE stage by pulling data from the cross-stage registers and porting them to beefed-up MUXs before each input of the ALU. This would also create a need for a more involved hazard detection unit to control the forwarding unit and would also re-open the ability to experience WAR hazards in the event that forwarding was not implemented correctly.

Instruction	Hazard Type	Success?
-------------	-------------	----------

None	NA
None	NA
RAW	YES
RAW	YES
RAW	YES
None	NA
RAW	YES
None (Could have one if prior didnt stall though)	NA
None	NA
RAW	YES
None (Both cant hit mem at the same time)	NA
None	NA
None	NA
	None RAW RAW RAW None None None None None RAW None (Could have one if prior didnt stall though) None None None RAW None RAW None RAW None RAW None None None None None None None None

## [2.e.ii] Create a spreadsheet to track these cases and justify the coverage of your testing approach. Include this spreadsheet in your report as a table.

Line	Control Hazard Present	Success?
main:	NA	NA
ori \$s0, \$zero 0x1234	No	NA
j skip	СН	YES
li \$s0 0xffffffff	Never Reached	This is correct and desired
skip:	NA	NA
ori \$s1 \$zero 0x1234	No	NA
beq \$s0 \$s1 skip2	RAW and CH	YES (for both)
li \$s0 0xffffffff	Never Reached	This is correct and desired
skip2:	NA	NA
jal fun	СН	YES
ori \$s3 \$zero 0x1234	No	NA
beq \$s0, \$zero exit	СН	FAIL but not on the CH handling. Beq just doesn't work for this instruction and branches despite the condition being false.
ori \$s4 \$zero 0x1234	Never Reached	We want this to occur.
j exit	CH BUT NEVER REACHED	Would be handled appropriately if it were to be reached.
fun:	NA	NA
ori \$s2 \$zero 0x1234	No	NA
jr \$ra	CH (no RAW because CH in the JAL delayed it enough to have written to \$ra)	YES
exit: halt	NA	NA

[2.f] Report the maximum frequency your hardware-scheduled pipelined processor can run at and determine what your critical path is (specify each module/entity/component that this path goes through).

FMax: 52.84mhz Clk Constraint: 20.00ns Slack: 1.08ns

As expected, Our critical path was the alu, similar to the software-enabled pipeline. The bit shifter and adder and or/ander slow things down greatly and were, therefore, the critical path (the longest cycle). The path goes through a mux for ALU\_B input and then the ALU, and then the Fetch Unit.

```
Total (ns) Incr (ns)
                           Type Element
     0.000
                0.000
                                  launch edge time
     3.081
                3.081 R
                                  clock network delay
     3.313
                 0.232
                           uTco reg N:RT Reg|dffg:\G NBit REG:0:DFF|s Q
                0.000 FF
                           CELL RT Reg|\G NBit REG:0:DFF|s Q|q
     3.313
                             IC ALU_B_MUX|\G_NBit_MUX:0:MUXI|g_0R2|o_F~0|datab
     3.702
                 0.389 FF
                           CELL ALU_B_MUX|\G_NBit_MUX:0:MUXI|g_OR2|o_F~0|combout
                0.425 FF
     4.127
     4.741
                0.614 FF
                             IC ALU unit|G ADD SUB|\G NBit ADDSUB:0:ADD|g AND1|o F|datac
                 0.260 FR
                           CELL ALU unit|G ADD SUB|\G NBit ADDSUB:0:ADD|q AND1|o F|combout
     5.001
     5.261
                 0.260 RR
                             IC ALU unit|G ADD SUB|\G NBit ADDSUB:1:ADD|g OR|o F~0|datab
     5.663
                0.402 RR
                           CELL ALU_unit|G_ADD_SUB|\G_NBit_ADDSUB:1:ADD|g_OR|o_F~0|combout
                0.228 RR
                             IC ALU_unit|G_ADD_SUB|\G_NBit_ADDSUB:2:ADD|g_OR|o_F~0|datad
     5.891
                           CELL ALU_unit|G_ADD_SUB|\G_NBit_ADDSUB:2:ADD|g_OR|o_F~0|combout IC ALU_unit|G_ADD_SUB|\G_NBit_ADDSUB:3:ADD|g_OR|o_F~0|datad
     6.046
                 0.155 RR
     6.273
                 0.227 RR
                           CELL ALU_unit|G_ADD_SUB|\G_NBit_ADDSUB:3:ADD|g_OR|o_F~0|combout
                0.155 RR
     6.428
                0.227 RR
                             IC ALU unit|G ADD SUB|\G NBit ADDSUB:4:ADD|g OR|o F~0|datad
     6.655
     6.810
                0.155 RR
                           CELL ALU unit|G ADD SUB|\G NBit ADDSUB:4:ADD|g OR|o F~0|combout
     7.187
                 0.377 RR
                             IC ALU unit|G ADD SUB|\G NBit ADDSUB:5:ADD|g OR|o F~0|datad
     7.342
                 0.155 RR
                           CELL ALU_unit|G_ADD_SUB|\G_NBit_ADDSUB:5:ADD|g_OR|o_F~0|combout
                             IC ALU unit|G ADD SUB|\G NBit ADDSUB:6:ADD|g OR|o F~0|datad
     7.569
                 0.227 RR
                           CELL ALU_unit|G_ADD_SUB|\G_NBit_ADDSUB:6:ADD|g_OR|o_F~0|combout
     7.724
                 0.155 RR
     7.952
                 0.228 RR
                                 ALU unit|G| ADD SUB|G| NBit ADDSUB:7:ADD|G| OR|G| F\sim0| datad
                                 ALU unit|G ADD SUB|\G NBit ADDSUB:7:ADD|g OR|o F~0|combout
     8.107
                 0.155 RR
                           CELL
                             IC ALU unit|G ADD SUB|\G NBit ADDSUB:8:ADD|g OR|o F~0|datad
     8.334
                 0.227 RR
     8.489
                0.155 RR
                           CELL ALU unit|G ADD SUB|\G NBit ADDSUB:8:ADD|g OR|o F~0|combout
                             IC ALU unit|G ADD SUB|\G NBit ADDSUB:9:ADD|g_OR|o_F~0|datad
     8.716
                 0.227 RR
     8.871
                 0.155 RR
                           CELL ALU_unit|G_ADD_SUB|\G_NBit_ADDSUB:9:ADD|g_OR|o_F~0|combout
     9.098
                0.227 RR
                             IC ALU_unit|G_ADD_SUB|\G_NBit_ADDSUB:10:ADD|g_OR|o_F~0|datad
                0.155 RR
     9.253
                           CELL ALU_unit|G_ADD_SUB|\G_NBit_ADDSUB:10:ADD|g_OR|o_F~0|combout
                             \label{local_condition} IC \quad ALU\_unit | G\_ADD\_SUB | \setminus G\_NBit\_ADDSUB: 11: ADD | g\_OR | o\_F \sim 0 \, | \, datad
     9.481
                 0.228 RR
     9.636
                 0.155 RR
                           CELL ALU unit|G ADD SUB|\G NBit ADDSUB:11:ADD|g OR|o F~0|combout
                             IC ALU unit G ADD SUB G NBit ADDSUB: 12: ADD G OR O F~0 datad
                0.230 RR
     9.866
                           CELL ALU_unit|G_ADD_SUB|\G_NBit_ADDSUB:12:ADD|g_OR|o_F~0|combout
                0.155 RR
    10.021
    10.247
                 0.226 RR
                             IC ALU unit | G ADD SUB | \G NBit ADDSUB: 13: ADD | g OR | o F~0 | datad
    10.402
                 0.155 RR
                           CELL ALU unit|G ADD SUB|\G NBit ADDSUB:13:ADD|g OR|o F~0|combout
                 0.422 RR
    10.824
                             IC ALU unit|G ADD SUB|\G NBit ADDSUB:14:ADD|g OR|o F~0|datad
    10.979
                 0.155 RR
                           CELL ALU unit|G ADD SUB|\G NBit ADDSUB:14:ADD|g OR|o F~0|combout
                 0.228 RR
                                 ALU\_unit|G\_ADD\_SUB|\backslash G\_NBit\_ADDSUB:15:ADD|g\_OR|o\_F\sim0|datad
    11.207
                0.155 RR
                           CELL ALU unit | G ADD SUB | \G NBit ADDSUB: 15: ADD | g OR | o F~0 | combout
    11.362
```

```
CELL ALU unit G ADD SUB G NBit ADDSUB: 19: ADD G OR O F-0 combout
    12.891
                 0.155 RR
                                  ALU unit|G ADD SUB|\G NBit ADDSUB:20:ADD|g OR|o F~0|datac
    13.116
                 0.225 RR
                                  ALU\_unit|G\_ADD\_SUB|\backslash G\_NBit\_ADDSUB:20:ADD|g\_OR|o\_F~0|combout
    13.403
                 0.287 RR
                           CELL
    13.629
                 0.226 RR
                                  ALU\_unit|G\_ADD\_SUB|\setminus G\_NBit\_ADDSUB:21:ADD|g\_OR|o\_F\sim0|datac
                             IC
    13.916
                 0.287 RR
                           CELL
                                  ALU_unit|G_ADD_SUB|\G_NBit_ADDSUB:21:ADD|g_OR|o_F~0|combout
                             IC ALU unit | G ADD SUB | \G_NBit_ADDSUB:22:ADD | g_OR | o_F~0 | datac
    14.141
                 0.225 RR
    14.428
                 0.287 RR
                                  ALU unit|G ADD SUB|\G NBit ADDSUB:22:ADD|g OR|o F~0|combout
                             IC ALU_unit|G_ADD_SUB|\G_NBit_ADDSUB:23:ADD|g_OR|o_F~0|datad
    14.657
                 0.229 RR
    14.812
                 0.155 RR
                           CELL
                                  ALU_unit|G_ADD_SUB|\G_NBit_ADDSUB:23:ADD|g_OR|o_F~0|combout
                                  ALU unit | G ADD SUB | \G NBit ADDSUB: 24: ADD | g OR | o F~0 | datac
    15.036
                 0.224 RR
                             IC
    15.323
                 0.287 RR
                           CELL ALU unit|G ADD SUB|\G NBit ADDSUB:24:ADD|g OR|o F~0|combout
    15.552
                 0.229 RR
                             IC ALU_unit|G_ADD_SUB|\G_NBit_ADDSUB:25:ADD|g_OR|o_F~0|datad
    15.707
                 0.155 RR
                           CELL
                                  ALU\_unit|G\_ADD\_SUB|\G\_NBit\_ADDSUB:25:ADD|g\_OR|o\_F~0|combout
    15.935
                 0.228 RR
                                  ALU unit|G ADD SUB|\G NBit ADDSUB:26:ADD|g OR|o F~0|datad
                                 ALU unit|G ADD SUB|\G NBit ADDSUB:26:ADD|g OR|o_F~0|combout
                 0.155 RR
    16.090
                           CELL
                             IC ALU unit G ADD SUB G NBit ADDSUB: 27: ADD G OR O F~0 datad
    16.317
                 0.227 RR
                                  ALU unit|G ADD SUB|\G NBit ADDSUB:27:ADD|g OR|o F~0|combout
    16.472
                 0.155 RR
                           CELL
                                  ALU\_unit | G\_ADD\_SUB | \setminus G\_NBit\_ADDSUB : 28 : ADD | g\_OR | o\_F \sim 0 | datad
    16.699
                 0.227 RR
                             IC
                                  ALU_unit|G_ADD_SUB|\G_NBit_ADDSUB:28:ADD|g_OR|o_F~0|combout
    16.854
                 0.155 RR
                           CELL
    17.080
                 0.226 RR
                             IC ALU unit|G ADD SUB|\G NBit ADDSUB:29:ADD|g OR|o F~0|datac
    17.367
                 0.287 RR
                           CELL
                                  ALU unit|G ADD SUB|\G NBit ADDSUB:29:ADD|g OR|o F~0|combout
                             IC ALU_unit|G_MUXout|\G_NBit_MUX:31:MUXI|o F~5|datad
                 0.410 RR
    17.777
                 0.139 RF
                                  ALU unit | G MUXout | \G NBit MUX:31:MUXI | o F~5 | combout
    17.916
                                 ALU unit|G MUXout|\G NBit MUX:31:MUXI|o F~17|datad
    18.143
                 0.227 FF
                             IC
                           CELL ALU unit | G MUXout | \G NBit MUX:31:MUXI | o F~17 | combout
    18.293
                 0.150 FR
    18.498
                 0.205 RR
                             IC ALU_unit|G_MUXout|\G_NBit_MUX:31:MUXI|o_F~18|datad
                           CELL
    18.637
                 0.139 RF
                                  ALU unit|G MUXout|\G NBit MUX:31:MUXI|o F~18|combout
    18.885
                 0.248 FF
                                  EX Fetch Unit|branchSel|o F~0|datad
                 0.150 FR
                           CELL EX Fetch Unit|branchSel|o F~0|combout
    19.035
                 0.267 RR
                             IC Fetch Unit IF|g pcreg|\G NBit REG:8:REGI|s Q~2|datad
    19.302
    19.441
                 0.139 RF
                           CELL Fetch_Unit_IF|g_pcreg|\G_NBit_REG:8:REGI|s_Q~2|combout
    21.238
                 1.797 FF
                             IC
                                  \label{lem:fetch_unit_IF} Fetch\_Unit\_IF | g\_MUX | \setminus G\_NBit\_MUX: 5: MUXI | g\_0R2 | o\_F~0 | datace
                                  Fetch Unit IF|g MUX|GNBit MUX:5:MUXI|g OR2|o F\sim0|combout
    21.519
                 0.281 FF
                           CELL
    21.747
                 0.228 FF
                             IC Fetch Unit IF|g MUX|\G NBit MUX:5:MUXI|g OR2|o F~1|datad
    21.897
                 0.150 FR
                                  Fetch Unit IF|g MUX|\G NBit MUX:5:MUXI|g OR2|o F~1|combout
                 0.205 RR
                                 Fetch_Unit_IF|g_MUX|\G_NBit_MUX:5:MUXI|g_OR2|o_F~2|datad
    22.102
                             IC
                                  Fetch Unit IF|g_MUX|\G_NBit_MUX:5:MUXI|g_OR2|o_F~2|combout
    22.257
                 0.155 RR
    22.257
                 0.000 RR
                             IC
                                  Fetch Unit IF|g pcreg|\G NBit REG:5:REGI|s Q|d
                                 fetchIF:Fetch Unit IF|PCreg:g pcreg|PCdffg:\G NBit REG:5:REGI|s Q
    22.344
                 0.087 RR
                           CELL
Data Required Path:
Total (ns) Incr (ns)
                           Type Element
```