Hi, congrats on the updated funding~

Your uarch/RTL roles sound interesting and align with my current RISC-V interests. Currently I am adding a pico-based RISC-V to my PCIe DMA engine for TCP.IP-based transactions on a 10GbE FPGA.

If you need someone with my background and interests solving tough problems, let me know

Thanks

-Steen