SIDDHARTH MOHAN

smohan@ucsd.edu San Jose, CA Contact: +1-858-319-5451 Citizenship India

Education

MS (Masters) in ECE	2021-2023	University of California, San Diego, USA
B. E. (Hons.) Electrical & Electronics	2007-2011	BITS Pilani, Pilani Campus, India

I am an Electrical Engineer with a Masters (MS) from University of California, San Diego (UCSD) in Electronics Circuits & Systems with 11+ years of industry experience ranging from PCB to Chip level design, analysis, testing and productization. I am a non-US citizen who is legally authorized to work in the USA.

Organisation Name	Project Work		
Qorvo, Sr. Electrical,	Design, Verification and Validation of Analog & RF blocks for cellular products		
Engineer (Present)	using industry standard chip-package design & characterization tools.		
	Supporting Hardware test- both manual and ATE based for chip & board bring-up.		
Intel, Failure Analysis	Responsible for identifying and researching silicon failures to improve product		
Engineer (14 Aug'23 – 29	yield, quality and/or reliability.		
Dec'23)	To assist product engineers with defect observation and yield improvement in		
Dec 23)	high-volume production.		
	Familiar with Lab tooling operations such as SEM/TEM, testers etc		
	Writing FA plans for XTEM/PTEM/IREM to isolate the possible defect location on		
	the die		
UCSD, MS Student ECE	Pursued ECE Courses for MS program from Sep 2021 – July 2023		
Globalfoundries India, MTS	➤ IC-Package Co-design & Co-simulation Enablement for mmWave application using		
Design Methodology	Cadence VRF & EMX, Ansys HFSS, , Keysight ADS tool flows.		
(Level 7)	Creating Antenna In Package (AIP) demonstrator vehicle using 28Ghz patch antenna and FC-CSP package for enabling the GF 45RFSOI Assembly design Kit		
(27 July 2020 –	(ADK) for IC-Package co-design within Virtuoso (VRF) cockpit.		
20 th Aug 2021)	 Imparted the VRF & ADK training on the demo designs for IC and Package 		
	designers and deployed the environment.		
	 Bandgap Reference integrated circuit design and simulation in GF 45RFSOI. 		
Cadence Design System	Product Engineering for Reliability EDA module and it's integration inside Cadence		
India,	PCB design tool System Capture.		
Lead Product Engineer,	Customer demo and presentations on Cadence EDA products.		
	PCB Schematic design, familiar with board bring-up and testing.		
System Analysis group	> PCB Signal Integrity & Thermal analysis.		
(2 nd July 2018-	➤ Worked with Standards including MIL-217, IEC62308, IEC61508, ISO26262 for		
15 th Apr 2020)	Functional Safety (FuSa), MTBF predictions & FMEDA Cadence Teels used: Sigisty, Virtuese, Spectra, Orsad, Benice, Windshill (BTC)		
Voysight Tochnologies India	 Cadence Tools used: Sigirty, Virtuoso, Spectre, Orcad, Pspice, Windchill (PTC) Designing & Automating SPICE simulation models for various semiconductor 		
Keysight Technologies India	components like transistors, Regulators, CMOS Opamps, diodes)		
R&D Engineer Advanced,	 Run spice simulations over board to check for power up & transient issues. 		
Spice Modeling &	> Thermal modeling & stress /Reliability (MTBF).		
Simulation(4 th Apr 2016-	Tools used : LTSpice, Hspice, Mentor Expedition, ADS, IC-CAP		
29 th June 2018)	Hardware EMI/EMC, life-cycle, thermal testing		
	Python based Automation of existing operations		
Tata Steel Ltd. India,	Project involves Design, Development & Testing of circuit for plant automation.		
Manager – Electronics in	Designed SMD circuit for the previous non-SMD versions		
Automation department	> PLC , Drive , Instrumentation & Control plant commissioning.		
(15 th May 2012-	Direct Interaction with customers for all design & quality issues.		
31 st March 2016)	Production Line management, Sampling, Failure Analysis. Micro controller MSD420 8, ATROSE 2/6, programming) for concerning stores.		
ST. March 5010)	Micro controller MSP430 & AT89S52(C programming) for sensor interfacing		

Development Engineer , Embedded Systems , Kritikal Solutions Pvt. Ltd. India IIT Delhi Incubated Startup (6 th June 2011- 2 nd May 2012)
--

Internships	Learning/ Experience as an Intern
Qorvo USA Design Engineer, Intern (3 months) , Summer 2022	 Improving second harmonic improvement of ASW (antenna switch) for cellular handsets by employing various possible techniques verified through ADS-Cadence dynamic simulations. Improving time taken in RF simulations having multiple states and corners for performance verification for example LNAs with multiple gain states across temperature and process.
World Mobile Group, Spring 2023 (3 months)	To design, build and test a mobile multi-band broadband wireless antenna for the WMG international network. The antenna being designed and fabricated at UC San Diego will be deployed on tethered airships.
ST Microelectronics India Analog Design Intern , 2010 (6 months)	Work involved Design & optimizing LDO Voltage regulator circuit at the transistor level using 180nm TSMC PDK using Cadence tool set.

Publication & Patent

- ➤ US Patent (19PA073US01) on "Systems and Methods for Computing Electrical over-stress of devices, associated with Electronic Design."
- Authored a paper on "Electrical Overstress Estimation for Printed Circuit Board design." which was presented at 2020 IEEE RAMS conference.
- Authored a paper on "Retroreflection with Amplification for Long Range mmWave Sensing" which was presented at 2023 ACM mmNets conference.
- Authored a paper on "Unique Airborne Wireless Communication System for Connecting the Unconnected" which was presented at 2024 IEEE International Symposium on Phased Array Systems & Technology.

Awards & Honors

- Excellent Collaboration Material for Reliability Analysis at Cadence Design Systems in 2018.
- > Appreciation Award at Globalfoundries in 2021 for exceptional performance in ADK project.
- > An Appreciation award at Cadence for giving Training sessions to R&D team from Bangalore & Noida