

## Summary:

Pre-Si verification engineer with 15 years of experience. Proficient in leading engineers on all stages of the validation, as well as providing coaching for professional growth. Capable of switching contexts and can work on multiple areas of the project, as well as collaborating across teams to achieve milestones.

Name: Enrique Nezahualpilli Perez Moreno

Email: enriquenezahualpilli@gmail.com

Phone: +523337241626

Location: Zapopan, Jalisco, Mexico

Country: Mexico

Position Category: Verification: Design verification

Desired Job Role: CPU Design Engineering Manager

University: Instituto Tecnológico y de Estudios Superiores de Occidente, Universidad de Guadalajara

Degree: Specialty program in Integrated Circuit Design, Bachelor of Electronics and Communication Engineering

Graduation Year: 2010, 2008

Years Experience: 15

Notable Companies: Intel Tecnología de México S.A. de C.V.

Top Skills: Pre-Si verification, UVM, x86 verification, IP integration, Security IP verification, GLS verification, SMBUS verification, DfX logic verification

Job Intention: full-time

Visa Status: --

Able: yes

Subject: Working at AheadComputing

Date Sent: 02-23-2025

Resume: Yes