

# Rudakiya Mayank

+919824817093 | [LinkedIn](#) | [rudakiyamayank355@gmail.com](mailto:rudakiyamayank355@gmail.com)

- **Objective:**
  - As a semiconductor professional with over 3 years of hands-on experience on RTL Design of various protocol. Skilled in using industry-standard tools to deliver high-quality solutions. Seeking to contribute my technical expertise and problem-solving abilities to a dynamic team while further developing my skills in RTL design.
- **3 Years Work Experience:**
  - 3 years of experience as RTL Design Engineer using Verilog and System Verilog.
  - Experience of working on RTL Design from scratch and modify to add new feature.
  - Protocol Knowledge: TL-UL, TL-UH, I2C, UART, AXI, AXI Stream, UCIe FDI bus
  - Tools: JasperGold, Xcelium, VCS, Verdi, VC Formal, vManager
  - HDL Programming Language: Verilog, System Verilog, Chisel
  - Verification & Methodologies: System Verilog Assertion (SVA), Formal Verification, UVM, and key domain-crossing techniques (CDC, RDC, Lint).
  - Programming Language: Python, C++, Tcl
  - Processor Knowledge: Ibex
- **Responsibilities included:**
  - Read the specification and understand the design requirements.
  - Extract features from the specification that need to be implemented.
  - Draw the FSM diagram.
  - Write directed tests and static assertions to check the design.
  - Mentor new team members to help them get up to speed with the ongoing project.
  - Collaborate with the verification team.
  - Have good communication skills and be accustomed to working with multi-disciplinary teams.
- **Experience Details:**
  - Associate Engineer at Cisma Consultants (Verikwest Inc) | March 2022 – Present
- **Project Details**

Project 1	RTL Design of TL-UH from TL-UL Protocol in OpenTitan SOC
Location	Bangalore
Responsibility	<ul style="list-style-type: none"><li>• OpenTitan is an open-source SoC (System on Chip).</li><li>• Read and understood the specifications of the TL-UL and TL-UH protocols. TL-UL is a protocol used in the OpenTitan SoC.</li><li>• We aimed to integrate a Machine Learning Accelerator IP into the SoC, so we extended the TL-UL protocol by adding the TL-UH feature. Used FSM to write the RTL code.</li><li>• Observed the Ibex processor of the OpenTitan SoC.</li></ul>
Company	Cisma Consultants

Project 2	RTL Design of AXI Protocol for UCle Protocol layer
Location	Bangalore
Responsibility	<ul style="list-style-type: none"> <li>• Read and understood the specifications of the AXI and UCle protocol layers.</li> <li>• Designed the AXI Master and AXI Slave from scratch to enable communication with the UCle protocol layer.</li> <li>• Acted as the lead contributor in the project and managed a team of 5 colleagues.</li> <li>• Successfully converted AXI transactions to UCle flits and vice versa, converting UCle flits back into AXI transactions.</li> <li>• In the first version, we implemented up to the UCle FDI bus only.</li> </ul>
Company	Cisma Consultants

Project 3	RTL Design of I2C Protocol
Location	Bangalore
Responsibility	<ul style="list-style-type: none"> <li>• First Project at Cisma Consultants.</li> <li>• Read and understood Specification of the I2C protocol.</li> <li>• Written RTL Code of I2C protocol.</li> <li>• Written Directed Test cases.</li> </ul>
Company	Cisma Consultants

Project 4	RTL Design of Cache Controller
Location	Bangalore
Responsibility	<ul style="list-style-type: none"> <li>• Read and understood Specification of the Cache Requirement.</li> <li>• Used Set Associative Way to Implement Cache.</li> <li>• Implemented Look through cache and Write Back method to Design cache.</li> </ul>
Company	Cisma Consultants

Project 5	RTL Design of Arbiter
Location	Bangalore
Responsibility	<ul style="list-style-type: none"> <li>Implemented a priority-based arbiter in Verilog code.</li> <li>Learned to use Jasper tools such as FPV and Superlint to check lint errors, and Jasper CDC to detect metastability during CDC and RDC.</li> <li>Implemented an asynchronous FIFO with separate clocks for writing and reading.</li> <li>Used Gray code and a synchronizer to minimize metastability.</li> </ul>
Company	Cadence (Client Project, On site)

Project 6	RTL Design using Chisel
Location	Bangalore
Responsibility	<ul style="list-style-type: none"> <li>Added a new feature to the internal IP of the SiFive Processor.</li> <li>Implemented a Round Robin Arbiter into Chisel Code.</li> <li>Used the AXI Stream protocol to exchange data with arbiter.</li> </ul>
Company	SiFive (Client Project, On site)

- Education:
  - Bachelor of Engineering in Electronics**  
Faculty of Technology and Engineering,  
The Maharaja Sayajirao University of Baroda, Gujarat. (2017-2021) CGPA = 7.99/10
  - Advance VLSI Design & Verification Training**  
Maven Silicon October 2021 to February 2022