POOJA C R

• poojacr2001@gmail.com • 6366320474 • Chunganahalli, Chikkanayakanahalli, Tumakuru

PROFESSIONAL OBJECTIVE

To seek and maintain a position in an organization that provides abundant opportunities for learning and skill development while contributing to the accomplishment of goals of an organization by sticking to its vision, mission and values.

EDUCATION

Siddaganga Institute Of Technology, Tumakuru — Present

Master of Technology (M.Tech)
VLSI Design and Embedded Systems
CGPA: 9.68 (Till II sem)

PES University, Bangalore — 2023

Bachelor of Technology (B. Tech)
Electronics and Communication Engineering
CGPA: 8.11

Alva's PU College, Moodbidri — 2019

Pre-University (PCMB)
Percentage: 96.83

Navodaya High School, Chikkanayakanahalli — 2017

Class 10
Percentage: 98.88

PROJECTS

- Design of a two-stage comparator
  A two-stage comparator with pre-amplifier and a single stage dynamic comparator was designed and simulated using Cadence Virtuoso.
- Design of telescopic amplifier
  It was designed with optimization of power and enhanced gain.
- Design of an array multiplier
  A 4x4 array multiplier was designed and simulated using Cadence Virtuoso.

- Augmented Multifunctional Miniaturized Digital Integrated Circuit Using CMOS Technology
  Multiple circuits for an Integrated Circuit such as RS flipflop, Multiplexer, Demultiplexer, Counter and D register were designed using Cadence Virtuoso. Power and delay parameters were analyzed to optimize the design.
- Design of phase locked loops
  Analyzed the working of different blocks present in phase locked loops using Cadence Virtuoso.
- Self-Learning Robot for leakage detection in operating water pipelines
  It was designed using force sensors to alert the user when there is a leakage. It can be used for water leakage monitoring purposes.

TECHNICAL SKILLS

Hardware Languages: Verilog HDL

Programming language: Python (Fundamentals)

Tools Used: Cadence Virtuoso, Vivado, Mentor Graphics, NGspice, LTSpice, CST Studio, MATLAB, SIMULINK, Tiny CAD

Skills: ASIC Design Flow, Logic Synthesis, CMOS Analog Design, Functional Verification, Static Time Analysis, RTL Coding, Digital Design, RISC V Processor Design, Phase Locked Loops (PLL) Design

Operating System: Windows, Linux

SOFT SKILLS

- Ability to work in Team effectively
- Adaptability to work in any Environment
- Willingness to learn new concepts and ideas involving new technologies with an ability to adapt quickly and effectively
- Strong motivational skills

EXTRA CURRICULAR ACTIVITIES

- Completed an NPTEL course on VLSI Design Flow: RTL to GDS.
- Completed an NPTEL course on Sensor Technologies: Physics, Fabrication, and Circuits.
- Completed a course on MATLAB Fundamentals and MATLAB Programming Techniques.
- Attended workshop on MentorGraphics.
- Attended Hands-on session on IoT using MATLAB and Simulink with ThingSpeak.
- Earned distinction award certificate for scoring more than 7.5 sgpa during Bachelor of Technology.