

# Sheik Dhawood Ashfaq Asick Ali

Los Angeles, CA | +1 (213) 675-3715 | [linkedin.com/sda00](https://www.linkedin.com/in/sda00) | [asickali@usc.edu](mailto:asickali@usc.edu)

## EDUCATION

<b>University of Southern California, Los Angeles, CA</b>	May 2025
<i>Masters of Science in Electrical and Computer Engineering, MS Honors Program</i>	<b>GPA 3.95</b>
<b>Courses:</b> Digital System Design, Computer Systems Architecture, Systems for ML, MOS VLSI Circuit Design	
<b>Amrita Vishwa Vidyapeetham, Coimbatore, India</b>	May 2021
<i>Bachelor of Technology in Electrical and Electronics Engineering</i>	<b>GPA 8.74/10</b>
<b>Courses:</b> Data Structures & Algorithms, Embedded Systems, DSP, PIC Microcontroller.	

## TECHNICAL SKILLS

**Computer Architecture:** RTL design, GPU, ASIC, VLIW, SoC, Chip Multiprocessor, FPGA, DDR SDRAM, DFT, Virtual Machine, Object Oriented Programming, CDC, Cache Coherence, Intel SGX, UART  
**Programming:** SystemVerilog, Verilog, VHDL, C++, Python, CUDA, C, Assembly Language  
**Tools:** Questasim, Xilinx Vivado, Iverilog, VCS, Genus, Innovus, Quantus, Joules, Conformal, Gem5, Intel's PIN API, Cadence Virtuoso, HSPICE, MATLAB, PROTEUS, GitHub, Arduino, Unix Shell, Xcode, VS Code, Bazel  
**Libraries:** TensorFlow, PyTorch, Pthreads, NumPy, Matplotlib

## ACADEMIC PROJECTS

<b>Smith-Waterman Accelerator for DNA Sequencing</b>   <i>SystemVerilog, SVA, Tape-out project</i>	Dec 2024
<ul style="list-style-type: none"><li>Designed and implemented a modular 10x10 PE array, leveraging a <b>pipelined design</b> reducing computational complexity from <math>O(M \times N)</math> to <math>O(M + N - 1)</math>, resulting in a <b>500x speedup</b> for 1,000-length sequences.</li><li><b>Led a team</b> of 5 as the RTL Lead, directing RTL design and overseeing verification using SystemVerilog methodologies, synthesis, placement, and routing for Intel's 16nm tape-out.</li><li>Demonstrated exponential scalability for industry-standard sequence lengths.</li></ul>	
<b>PCIe Physical Layer Implementation</b>   <i>PCIe protocol, Verilog, RTL design, Chipscope</i>	Jul 2024
<ul style="list-style-type: none"><li><b>Coded</b> PCIe physical layer receiver module for both upstream and downstream in Verilog, including 8b/10b encoder/decoder, elastic buffer, and deskew FIFO.</li><li>Utilized ILA chipscope for comprehensive signal analysis, including skew measurement and elastic buffer behavior.</li><li>Validated receiver functionality through simulation, ensuring accurate data recovery.</li></ul>	
<b>Tomasulo 3-based Out-of-Order MIPS CPU</b>   <i>OoO execution, Tomasulo algorithm, VHDL</i>	Jun 2024
<ul style="list-style-type: none"><li><b>Engineered</b> high-performance out-of-order CPU leveraging Tomasulo algorithm for dynamic instruction scheduling. Supported core set of MIPS instructions.</li><li>Created critical pipeline components - <b>Branch prediction buffer</b>, Store address buffer, <b>Copy-free checkpoint</b>, Register Order Buffer, Dispatch Unit, and Issue Logic. Ensured efficient instruction flow and handling dependency.</li><li>Validated CPU's functionality using multiple instruction streams. Verified correctness of OoO execution.</li></ul>	
<b>AXI4 Multi-Initiator/Responder Bus Interface</b>   <i>AXI protocol, Bus interface development, Verilog</i>	Jun 2024
<ul style="list-style-type: none"><li><b>Developed</b> AXI4-compliant mesh network interconnect for multi-processor SoC in Verilog.</li><li>Orchestrated OoO packet delivery for improved performance while ensuring in-order completion of requests.</li><li>Executed expertise in AXI4 protocol, mesh network design, and RTL design for SoC communication.</li></ul>	
<b>Optimizing RISC-V CPU Performance: A Gem5 Simulation Study</b>   <i>Gem5 tool, C++</i>	Feb 2024
<ul style="list-style-type: none"><li><b>Spearheaded</b> a project using the Gem5 simulation tool to enhance a RISC-V CPU, achieving average speedup across four benchmarks of <b>2.13x</b>, all within <b>50%</b> of given area constraint.</li></ul>	
<b>Memory-Efficient Fine-tuning of LLaMA 2 on Single-Core A100 GPU</b>   <i>VS Code, GitHub</i>	Feb 2024
<ul style="list-style-type: none"><li>Focused on instruction tuning to adapt pre-trained LLaMA2 7B model. Exploring efficient fine-tuning techniques such as gradient accumulation, checkpointing, mixed precision training, and low-rank adaptation to refine LLMs in resource-constrained environments, particularly addressing memory usage concerns.</li><li>Resulted in a <b>2x speedup</b> in training time and consuming less than <b>41% memory</b>, enabling effective adaptation of model in resource-constrained environments.</li></ul>	
<b>Performance Analysis of Branch Predictors: A Study Using Intel's PIN API</b>   <i>PIN tool, C++</i>	Jan 2024
<ul style="list-style-type: none"><li>Conducted a comprehensive performance analysis of four different branch predictor algorithms with Intel's PIN API and assembly programming, providing valuable insights into predictor's efficiency.</li><li>Coded in C++ to simulate behavior of each branch predictor, is then fed as input to PIN tool, convincingly exhibiting accuracy of each predictor.</li></ul>	

## EXPERIENCE

<b>Tata Consultancy Services</b>   <i>System Engineer, India</i>	June 2021 – June 2023
<ul style="list-style-type: none"><li>Exercised strong problem-solving and analytical skills to manage and resolve complex technical issues of end users across CITI's production applications, <b>reducing average time for resolution by 25%</b>.</li><li>Ensured smooth operation of production applications by deploying new software, upgrades, and application code to remediate known defects, with a <b>0% downtime record</b>.</li><li><b>Boosted customer satisfaction by 10%</b> by collaborating with stakeholders to provide enhancements and weekly patches across all environments, cutting down performance issues related customer support tickets by <b>20%</b>.</li></ul>	