CprE 381 – Computer Organization and Assembly-Level Programming

Lab-04 Report

Student Name Brandon Cortez

Section / Lab Time Section 8 / Wed(9:55-11:45)

Submit a typeset pdf version of this on Canvas by the due date. Refer to the highlighted language in the Lab-04 instructions for the context of the following questions.

a. [Prelab] Based on the waveforms, provide a description in your own words of how this component operates. This can be in the form of a textual description, flow chart, or state machine

The Component that provides the waveforms seen in the prelab appears to function as a type of interface between registers and memory module. It uses both a standard cycle clock as well as a separate clock for writing data to the memory locations as it seems to take longer than one standard clock cycle to write data from the registers to the memory but not longer than one cycle to read from memory.

b. [Part 1 (a)] What are the MIPS instructions that require some value to be sign extended? What are the MIPS instructions that require some value to be zero extended?

Sign extension is required when using signed values that are less than 32 bits such as in instructions like lb with signed bytes and lh with signed halfwords. Zero extension is required when using unsigned values that are less than 32 bits such as in instructions like lbu with unsigned bytes and lhu with unsigned halfwords.

c. [Part 1 (b)] what are the different 16-bit to 32-bit "extender" components that would be required by a MIPS processor implementation?


The first extender component would deal with unsigned values by filling out the remaining bits with zeros to make the value 32 bits while not changing the value. The second component would deal with signed value by identifying the most significant bit of the value and replicating it in the remaining bits to make the value 32 bits while not changing the value or sign.

d. [Part 1 (d)] Waveform.


Wave - Default									
∻	Msgs								
/mips_extender/N	32'h20	32'h20							
♦ /mips_extender/J	32'h10	32'h10							
-/-/ /mips_extender/i_in	16'h0F0F	16'hF0F0				16'h0F0F			
/mips_extender/i_Ctl	0								
/mips_extender/o_F	32'h00000F0F	32'h0000F0	F0	32'hFFFFF0	F0	32'h00000F	0F		

- e. [Part 2 (b)] Provide a 2-3 sentence description of each of the individual ports (both generic and regular).
 - i. DATA_WIDTH: This is set to 32 to have the width of each address in the memory be 32 bits. This will allow us to have a 32-bit memory.
 - ii. ADDR_WIDTH: This is set to 10 to allow us to have 10 addresses for memory. This allows our memory to be made of 10 addresses each 32 bits wide.
 - iii. CLK: This is the standard system clock to run our instructions.
 - iv. Addr: This is a vector the size of the address width. This allows us to have one address to write to and read from.
 - v. Data: This is a vector the size of the data width. This acts as the input value to be stored in the memory addresses.
 - vi. We: this is the write enable signal. It is one bit and it determines if we write to a location of not.
 - vii. Q: This is the output vector, it is the size of the data width. The value of the output is updated each clock cycle with the value currently stored in the address that Addr is set to. It becomes valid after Addr is set to a location with readable data in it.

f. [Part 2 (c)] Waveform.



- g. [Part 2 (d)] Briefly describe how the waveforms for this mem.vhd module differ from those that you analyzed as part of the pre-lab.
 - Our waveforms differ in that our write enable is toggled at the falling edge of the clock instead of the rising edge. We also do not have a separate data input signal, we use the output signal of the read process as the data input.
- h. [Part 3 (a)] what control signals will need to be added to the simple processor from Lab #3? How do these control signals correspond to the ports on the mem.vhd component analyzed in problem 2)?
 - i. Memory write enable: will allow us to control when we want to change values in memory or not.
 - ii. Output select: will allow us to control if the value from the ALU or memory is what we want to use for output.
 - iii. Extend control: will allow us to tell if an immediate value being loaded is signed or unsigned.
- i. [Part 3 (b)] Draw a schematic of a simplified MIPS processor consisting only of the base components used in Lab #3, the extender component described in problem (1), and the data memory from problem (2).



j. [Part 3 (c)] Waveform.

Wave - Default =====						******					
•	Msgs										
/tb_mips_app2/s_CLK	-No Data-										
/tb_mips_app2/s_RST	-No Data-										
/tb_mips_app2/s_WE	-No Data-										
/tb_mips_app2/s_ALU	-No Data-										
/tb_mips_app2/s_AdS	-No Data-										
/tb_mips_app2/s_extCtl	-No Data-										
/tb_mips_app2/s_memWE	-No Data-										
/tb_mips_app2/s_outSel	-No Data-										
-🔷 /tb_mips_app2/s_WA	-No Data-	5'hXX	5'h19	5h1A	5h01	5'h	h02	5'h01			5h02
-🔷 /tb_mips_app2/s_RA1	-No Data-	5'hXX	5'h00		5h19			5'h01	51	11A	5h19
	-No Data-	5'hXX	5'h00					5'h02	, 5'h	101	ست سا
-🔷 /tb_mips_app2/s_IMM	-No Data-	16'hXXXX	16'h0000	16'h0100	16'h0000	16	h0004		16	'h0000	16'h0008

/tb_mips_app2/s_CLK	1											
/tb_mips_app2/s_RST	0											
/tb_mips_app2/s_WE	1											\neg _
/tb_mips_app2/s_ALU	0											
/tb_mips_app2/s_AdS	0											
/tb_mips_app2/s_extCtl	0											
/tb_mips_app2/s_memWE	0											
/tb_mips_app2/s_outSel	1											
	5'h01 (5'h 5'h01 (5'h		5'h01		5'h02	5'h01	V 571 44	5'h02	5h01	51		
/tb_mips_app2/s_RA1	5'h01 (5'h 5'h02 5'h		5'h01 [5'h02	[5'h1A [5'h01	5h19	5'h01 5'h02	5'h1A 5'h01	5h19	5h01 5h02	51	n1A	5
		0010	15nu2	[16'h000C	(16'h0014	, 5nu2	16'h0010	16'h0018	, 5nu2		5'h0200	110
/tb_mips_app2/s_IMM	10110000	JU 10		, 10110000	, 16H0014		10 100 10	10110010		. 10	5HU2UU	10
/ave - Default												
	1	Msns										
•		Msgs					2000					
/tb_mips_app2/s_CLK	-No Data	Msgs					;;;;;;					
/tb_mips_app2/s_CLK /tb_mips_app2/s_RST	-No Data	Msgs _										
/tb_mips_app2/s_CLK		Msgs_										
<pre>//b_mips_app2/s_CLK // /tb_mips_app2/s_RST</pre>	-No Data	Msgs										
// /tb_mips_app2/s_CLK // /tb_mips_app2/s_RST // /tb_mips_app2/s_WE	-No Data -No Data	Msgs										
// /tb_mips_app2/s_CLK // /tb_mips_app2/s_RST // /tb_mips_app2/s_WE // /tb_mips_app2/s_ALU	-No Data -No Data -No Data	Msgs										
// /tb_mips_app2/s_CLK // /tb_mips_app2/s_RST // /tb_mips_app2/s_WE // /tb_mips_app2/s_ALU // /tb_mips_app2/s_AdS // /tb_mips_app2/s_extCtl	-No Data -No Data -No Data -No Data -No Data	Msgs										
/b_mips_app2/s_CLK /b_mips_app2/s_RST /b_mips_app2/s_WE /b_mips_app2/s_ALU /b_mips_app2/s_AdS /b_mips_app2/s_extCtl /b_mips_app2/s_memWE	-No Data -No Data -No Data -No Data -No Data	Msgs										
/tb_mips_app2/s_CLK /tb_mips_app2/s_RST /tb_mips_app2/s_WE /tb_mips_app2/s_ALU /tb_mips_app2/s_extCt /tb_mips_app2/s_extCt /tb_mips_app2/s_cutSel	-No Data -No Data -No Data -No Data -No Data -No Data -No Data			Shot		Shinz				Sh02		5h01
/tb_mips_app2/s_CLK /tb_mips_app2/s_CK /tb_mips_app2/s_VE /tb_mips_app2/s_AkU /tb_mips_app2/s_extCtl /tb_mips_app2/s_memWE /tb_mips_app2/s_outSel /tb_mips_app2/s_outSel	-No Data -No Data -No Data -No Data -No Data -No Data -No Data -No Data	5h02			Shia	5h02	(5h01	Shile				5h01
/tb_mips_app2/s_CLK /tb_mips_app2/s_RST /tb_mips_app2/s_NE /tb_mips_app2/s_ALU /tb_mips_app2/s_AdS /tb_mips_app2/s_extCtl /tb_mips_app2/s_memWE /tb_mips_app2/s_outSel /tb_mips_app2/s_UVA /tb_mips_app2/s_RSA1	-No Data -No Data -No Data -No Data -No Data -No Data -No Data -No Data -No Data	(5h02 (5h19		5'h01	ShIA Shot	5h02 5h19	, 5h01 , 5h01	Shu		5h02 5h19	5	h01
/tb_mips_app2/s_RST /tb_mips_app2/s_WE /tb_mips_app2/s_ALU /tb_mips_app2/s_AdS /tb_mips_app2/s_extCtl /tb_mips_app2/s_memWE	-No Data -No Data -No Data -No Data -No Data -No Data -No Data -No Data	5h02	10		Sh1A		(5h01	Sh1 Sh2 Sh3 Sh3	1		5	

- k. [Feedback] You must complete this section for your lab to be graded. Write down the first response you think of; I expect it to take roughly 5 minutes (do not take more than 10 minutes).
 - i. How many hours did you spend on this lab?

Task	During lab time	Outside of lab time
Reading lab	.1	.5
Pencil/paper	0	
design		
VHDL design	1.5	4
Assembly coding	0	
Simulation	.15	1
Debugging	.25	1.5
Report writing	0	.75
Other:	0	0
Total	2	7.75

ii. If you could change one thing about the lab experience, what would it be? Why?

If I could change one thing about the lab I would have a few smaller components dealing with memory before putting it in a complex combination of components working together.

iii. What was the most interesting part of the lab?

The most interesting part for me was also the most frustrating, it took me a good amount of time to get my part 3 processor to function. After I did however it was super interesting making the testbench and seeing just exactly it was capable of.