


CADR: BCPINS

to 1CJ1

330/470 CHM 8 PIN 519 1ERM MCLK7 i 3(18) MEMIQ L 4(17) XBUS POWER RESET [5(16) HT 15-30 5(15) HI 15-30 7(14)

CADR: BCPINS to 18J1



CADR; BCPINS

CADR; MBCPIN

A22020

CADR; BCPINS

to 1AJ1

CLK0 MEMRQ L JUI-3 ----- IMACK L UMX GRANT (101-5)-----LMUB GRANT XBUS REQUEST (101-7)-LMUB MASTER <u>√101-9</u> — XWR **√**01-10 FREE L VOI-11 NXM TIMEOUT ANY PAR ERROR L ANY GRANT DLYD **√**01-14**≻ MSYN IN** √101-15>----MSYN OUT **√**01-16**>** SSYN IN 35YN OUT Q01-18>-----UB REG CYC TO (101-19) UBXRQ UBX GRANT OT-219 DEBUG IN REQ L √01-22 → DEBUG ACK **(101-23)** ----INBUB MASTER Q01-24> **(301-25)**

> Al: CADR1; CTP 8-SEP-1978 13:11

	CS2>UBDO L	€H2>UB ADRO L	CAI UB NPG IN
	₹E2>UBD1 L	ŒĤĨ>UB ADR1 L	◆CBI>UB MPG OUT
	(112)———UBD2 L	ŒĨ>UB ADR2 L	√002> UB BR7 L
	CT2>URD3 L	€V2>UB ADR3 L	DE2 UB BR6 L
	<u>(N2)</u> ——UBD4 L	€U2>UB ADR4 L	⊕F2>U8 BR5 L
	€22>U805 L	EVI>UB ADR5 L	€H2>UB BR4 L
	€ <u>V2</u> >U806 L	ŒUI>──U8 ADR6 L	OLI)——UB INIT L
	ŒŒZ~~~~UBD7 L	€P2>UB ADR7 L	₫₭2> UB BG7 1N
	CL2>UBD8 L	CBZ>Ub ADR8 L	€1.2 UB BG7 IN;(OUT)
	CK2>UBD9 L	ŒRI>U8 ADR9 L	UB BG6 IN
	€J2>UBD10 L	EPI>UB ADR10 L	UB BG6 IN; (OUT)
€¥2>LOCAL ENABLE ©EDLM BOOT L	ŒHI>U8D11 L	Œ∐>UB AUR11 L	ФР2>UB BG5 UN
	€H2>UB012 L	UB ADR12 L	ØR2>UB BG5 IN:(QUI)
	₹ <u>F2</u> }——URD13 I	ŒŒZ>UR ADR13 L	₫፮፻>UB RG4 IN
	₩ UBD14 L	CKI)UB AUR14 L	ФI2>——UB BG4 IN:(OUT)
	<u>⟨DZ</u> }UBD15 L	€D2>——UB ADR15 L	◆DI>UB BBSY L
		ŒEZ>UB ADR16 L	ŒJI>──UB NPR L
	ŒED──UB MSYN I.	€D1)———U8 ADR17 L	ŒMI>UB INTR L
	€JDUB SSYN 1		€12>UB SACK L
	€JZ>UB CO L		
·	€EZ>UB C1 i.		

THESE SIGNALS MUST BE
JUMPERED OVER TO CORRESPONDING
XBUS RUNS

√E1

——-XBUS ₩R

-XBUS IGNPAR

-XRUS EXTRQ

-XBUS BUSY
-XBUS SYNC

-XBUS INTR

10 CD2

TO CF2

10 CH2

TO CJ2


TO CL2

TO CM2 TO CP2

TO CH1

		OLL	CIFZ
		CELD	-XADDRO
		-XBUS1	◆ VADDR1
		BUI)————————————————————————————————————	◆BUZ>
(TII)——GNO	₩ GND	XBUS3	-XADDR3
(MU)	ØFI)GAID	◆BII)	-XADDR4
GNU	ØHI> GND	XBUS5	€S2>
€ET>GMD	€TT>GND	₹₩Z>XBUSG	ASI
€EE>	€C2>GND	< <u>₹VT</u> >XBUS7	₫R?
GND GND	EF1 - not grounded for SPC wiring	AUZ	₫R1>
GN0	€N1>———GND	AUI>	SP2
CMD CMD	€II GND	✓172>	← XADDR10
GMO GMO	GND GND	<u>⟨₹₹</u> ⟩	-XADDR11
GND	GND GND	√S1 -XB(S12)	-XADDR12
GMD———GMD	€XI>GND	√AHZ ———————————————————————————————————	-XADDR13
(II)——GNO	€III>———GMD	√ARI	-XADDR14
		APZ	-XADDR15
			-XADDR16
+12V		- XRUS17	-XADDR17
+12V		AMC -XBUS18	41.J2>
+12V		√ MI	€JI)———-XADDR19
		<u>⟨AL2</u> ⟩ - X6: IS20	SH2>XADDR20
		ALL)————XBUS21	SHI
-5V		⟨K ? ⟩	
-5v		<u>⟨₹₹</u> } - X βUS23	
€		XRUS24	
₫ □>5 v	•	XBUS25	•
€ \$\$\		AHZ - XBUSZ6	
-5V		₹HID	•
		<a€2>xBUS28</a€2>	
	•	-XBUS29	
+5V		AE1>XBUS30	
+5 V		⟨AD?⟩	
€€5v		XBUS32	
+5V		ACI)————————————————————————————————————	
€ A>+5 V		√₩1 -XBUS34	
₹ \$\$		AAI)	
			


-XADDR PAR




DATA PATH CONTROL


10-DEC-1980 17:33


AI: CADR1; DATCTL








C06-1>-(106-2> -DBD1 **√**06-5≻ -DRD4 (106-6) -DBD5 **√**8-70€ -DBD7 $\sqrt{06-9}$ **√106-10**≻ -DBD9 (106-11) -DBD10 **√**106-12> √106-13> -DBD12 (106-14) -DRO13 (100-10) **√**106 16> -DBD15 **₹**06-17 -Debug out ao **₹**05-18> -DFBUG OUT A1 (JUE-19)--Debug out wr **√**06-20≻ -DFBUG OUT RFQ L -DEBUG OUT ACK **√**06-22> (106-23)-






















NOTE: MEMPAR TO LM is on DBGOUI







ERROR LOGIC

10-DEC-1980 10:40


AI: CADR1; REQERR








17 400 000 to 17 777 777


THESE ARE LM ADDRESSES THAT ARE MAPPED ONTO UNIBUS THEY DON'T EXIST ON XBUS THEREFORE THEY'LL MEAN UNIBUS TO MEMORY DATA REGISTER



































UNIBUS INTERRUPT CONTROL


10-DEC-1980 11:34


AI: CADR1; UBINTC


















XAO PAR EVEN XAO PAR ODD L

XAO PAR EVEN-XADDR PAR OL



XBUS TO BUS

10-DEC-1980 16:06

Al: CADR1; XBD

