LISP Machine	TV Board	CADRIV:LMT	V4B UML 0	7-DEC-80 2352	
X8DATA x	74LS299 RAMSHF x	2118   RAMD   x	2118 RAMC x	2118 RAMB x	2118 RAMA x
Z6S10 XBDATA x	74LS374 RAMREG X	2118 RAMD x	2118 RAMC x	2118   RAMB   x	2118   RAMA
26S10 XBDATA x	74LS299 RAMSHF x	2118   RAMD	.   2118   RAMC   x	2118 RAMB x	2118   RAMA
26510 XBDATA x	74LS374 RAMREG X	2118 RAMD x	2118   RAMC   x	2118 RAMB x	2118 RAMA x
Z6S10 XBDATA x	74LS299 RAMSHF x	2118 RAMD x	2118 RAMC x	2118 RAMB x	2118 RAMA x
Z6S10 XBDATA X	74LS374 RAMREG x	2118 RAMD x	2118 RAMC x	2118 RAMB x	2118 RAMA x
26510 XBDATA X	74LS209 RAMSHF x	2118 RAMD x	2118 RAMC x	2118 RAMB x	2118 RAMA x
26510 XGDATA x	74LS374 RAMREG x	2118 RAMD ×	2118 RAMC x	2118 RAMB x	2118   RAMA x
25L\$2521 XBADR x	74LS299 RAMSHF x	2118   RAMD   x	2118 RAMC x	2118 HAMB x	2118 RAMA x
25LS2521  XBADR x	74LS374 RAMREG x	2118   RAMD	2118 RAMC x	2118 RAMB x	2118 RAMA x
Z5LS2521 XBAUR x	741.5299 RAMSHF x	2118 RAMD x	2118 RAMC x	2118 RAMB x	2118 RAMA x

LISP Machine	TV Board	CADRIV: LMT	V4B UML 07	7-DEC-80 2353	
25LS2521  XBADR x	74LS374 RAMREG x	2118 RAMD x	2118 RAMC ,	2118 RAMB x	2118 RAMA x
F19	E19	D19	C19	819	A19
74LS240 XBADR x	74LS299 RAMSHF x	2118 RAMD	Z118 RAMC x	2118 RAMB	2118 RAMA x
F18	E 18	D18	C18	B18	A18
74LS240   XBADR x	74LS374 RAMREG x	2118 RAMD x	RAMC x	2118 RAMB x	2118 RAMA x
F17	E17	D17	C17	B17	A17
74LS240 XBADR x	74LS299 RAMSHF x	RAMD x	RAMC x	RAMB x	2118 RAMA x
F16	E16	D16	C16	B16	A16
26S10 XBDATA	74LS374 RAMREG x	2118 RAMD x	RAMC x	2118 RAMB	2118 RAMA x
F15	E15	D15	C15	B15	A15
26S10 XBDATA	74LS74 XBCTL XX	898-3-R2 RAMBUF	898-3-R2 RAMBUF	898-3-R2 RAMBUF	898-3-R2 RAMBUF
F14	E14	D14	C14	B14	A14
74\$138 XBCTL x	74500 XBCTL XXXX	74LS244 COLOR x	74537 RAMCAS	898-3-R2 RAMCAS	745241 RAMBUF x
F13	E13	D13	C13	B13	A13
25LS2519 XUC1L x	745374   XBC   L   X	74SDD SYNCLK XXXX	25LS2539 RAMCAS XX	74S253 RAMADR x	74\$253 RAMADR x
		D12	C12	B12	A12
COLOR x	74532 COLOR ×xxo	TD100 RAMCAS	74537 SYNCLK xxxx	74S253 RAMADR x	74S253 RAMADR x
F11	E11	D11	C11	B11	A11
74S04 XBDA1A XXXXXX	745139  XBCTL	74S08 SYNCLK XXXX	74LS163 TVMA	74LS569 RAMADR x	74LS569 RAMADR x
F10	E10	D10	C10	B10	A10
74S257 COLOR x	74S241 COLOR x	74S37 SYNCLK	74LS163 TVMA	74LS163 TVMA	74LS163 TVMA

LISP Machine	TV Board	CADRTV:LMT	V4B UML 07	7-DEC-80 2353	
10105 ECLCLK	74128 ECLVID xxoo	- 74SO4 RAMADR XXXXXX	EXAR-CL ECLCLK x	745283 TVINC x	745283 TVINC x
F08	E08	D08	C08	B08	80A
10124 ECLCLK x	E07	74S374 SYNCLK x	74LS377 SYNADR x	SYNADR x	74LS273 TVINC x
ECLVID x	ECLVID x	745288 SYNCLK x	74LS569 SYNADR x	74LS569 SYNADR x	74LS569 SYNADR x
F06	E06	D06	C06	B06	A06
DUAL-SIP ECLSIP x	DUAL-SIP ECLSIP x	74LS244 SYNRAM x	745472 SYNRAM x	74LS374 SYNADR x	74LS374 SYNADR x
FO4	E04	74S51 TVMA XX	SYNREG XX	SYNRAM X	SYNRAM X
10212 ECLVID x0	E03	74S04 TVMA xxxxxx	745374 SYNREG x	SYNRAM x	SYNRAM X
10136 ECLCLK x	10125 ECLCI.K x	74LS175 SYNREG x	74LS669 SYNREG x	2147 SYNRAM x	2147 SYNRAM x
F01	DUAL-SIP ECLSIP x	74510 SYNREG ***	741.5669 SYNREG x	2147 SYNRAM x	SYNRAM x


LISP Machine TV Board ******* EDGE CONNECTION	CADRTV:LMTV4B UML S Flags: (# Output, @ Termina	07-DEC-80 2353	
-A-	-B-	-C-	-D-
A1 -XBUS35	+  A1 -XBUS5	# A1	A1 +5.0V+++++++++++++++++++++++++++++++++++
A2 +5.0V+++++++++++++++	+  A2 +5.0V+++++++++++++++++++++++++++++++++++	A2 +5.0V++++++++++++++	
B1 -XBUS34	B1 -XBUS4	#   81	B1
B2	B2	B2	B2
C1 -XBUS33	C1 -XBUS3	# C1	C1
C2 DEVADR 17	C2 DEVADR 17	C2 DEVADR 17	C2 DEVADR 17
D1 -XBUS32	D1 -XBUS2	# D1	# D1 # D2
D2 -XBUS31	# D2 -XBUS1	# D2 -XBUS.RQ H	
E1 -XBUS30	# E1 -XBUSO	# E1	E1 -COLOR CLK H W
E2 -XBUS29	# E2 -XBUS.PAR	E2 -XBUS.ACK H	
F1 DEVADR 17	F1 DEVADR 17	F1 DEVADR 17	F1 DEVADR 17
F2 -XBUS28	# F2 -XADDR.PAR	F2 -XBUS.WR H	
H1 -XBUS27	# H1 -XADDR 21 H	H1 -XBUS.EXTGRANT.IN	H1 -LOAD COLOR O H
H2 -XBUS26	# H2 -XADDR 20 H	H2 -XBUS.IGNPAR H	
J1 -XBUS25	#  J1 -XADDR 19 H	J1 -XBUS.EXTGRANT.OUT	J1 -LOAD COLOR 1 H W
J2 -XBUS24	#  J2 -XADDR 18 H	J2 -XBUS.INIT H	
K1 -XBUS23	# K1 -XADDR 17 H	K1 XBUS.POWER.OK	K1 -LOAD COLOR 2 H
K2 -XBUS22	# K2 -XADDR 16 H	K2 -XBUS.EXTRO	
L1 -XBUS21	# 1.1 -XADDR 15 H	L1	L1
L2 -XBUS20	# L2 -XADDR 14 H	L2 -XBUS,BUSY	L2
M1 -XBUS19	# M1 -XADDR 13 H	M1	M1
M2 -XBUS18	# M2 -XADDR 12 H	M2 -XBUS.SYNC	
N1 DEVADR 17 N2 -XBUS17	N1 DEVADR 17 # N2 -XADDR 11 H	N1 DEVADR 17	IN1 DEVADR 17
P1 -XBUS16	# P1 -XADDR 10 H	IP1	P1
P2 -XBUS15	# P2 -XADDR 9 H	IP2 -XBUS.INTR H	
R1 -XBUS14	# R1 -XADDR 8 H	IR1	R1
R2 -XBUS13	# R2 -XADDR 7 H		R2
S1 -XBUS12	# S1 -XADDR 6 H	S1	\$1
S2 -XBUS11	# S2 -XADDR 5 H	S2	\$2
T1 DEVADR 17	/ T1 DEVADR 17	IT DEVADR 17	
U1 -XBUS9 U2 -XBUS8	# U1 -XADDR 3 H # U2 -XADDR 2 H	UI -XBUS POWER RESET H	# U1 U2
V1 -XBUS7	W V1 -XADDR 1 H	V1	V1
V2 -XBUS6	W V2 -XADDR 0 H	V2	
	T		

LISP Machine TV Board ****** EDGE CONNECTIONS	CADRTV:LMTV4B UML Flags: (# Output, @ Termina	07-DEC-80 2353 ator, Dedicated ground, +	that Dodicated names)
-E-	<b>-</b> F-	-J01-	-Jos-
A1 A2 +5.0V+++++++++++++++++++++++++++++++++++	A1 A2 +5.0V+++++++++++++++++++++++++++++++++++	) 01 02	01
B 1   B 2	81   B2	03	03
C1 C2 DEVADR 17	C1  C2 DEVADR 17	05   06	05   06
D1  D2	D1 COMP VIDEO OUT	07   08	07   08
E1 E2	E1 -BLANKING (FUDGED) H E2 TIL VIDEO DRIVE	# 09 # 10	09
F1 DEVADR 17	F1 DEVADR 17	11 12	11 12
H1 COLOR VALUE 0  H2	# H1 MECL VIDEO OUT	# 13 14	13
J1 COLOR VALUE 1 J2	# J1 -MECL VIDEO OUT H	#   16   16	15
K1 COLOR VALUE 2	K1 COLOR O	#   17 18	17 18
IL2	" L1 COLOR 1	# 19 20	19 20
IM2	M1 COLOR 2	W   21   22	21 22
N1 DEVADR 17 N2	N1 DEVADR 17	23   24	23
;; r	# P1 COLOR 3	#   25   26	25 26
lus	R1 COLOR 4	# 27	27
-125	VIS1 COLOR 5  S2	#   29	30
T1 DEVADR 17	T1 DEVADR 17	31	31
102	U1 COLOR 6 U2	# 33	33
V1 VSYNC OUT	V V1 COLOR 7	# 35	35
		37	37
		39	39
		41	41
		44	43
		46	45
		47	47
		50	50

-J03-	-J04-	ator, Dedicated ground, +	
01 02	101		-J06-
03	103	01 02	02
04	04	03	03 04
)6 	05   06	05 06 -	05 06
)7 )8	07 08	07	07 08
09 10	09 10	09   10	109
1 2	11 12	11 12	111
3 4	13	(13	12
5 6	15	14	115
7 8	16	117	16
	18	18	17
9	19   20	19 20	19
2		21  22	21 22
3	23	23	23
5		25	125
7		27	26
)	29	28	28
	31	30	30
	32	32	31
	34	33	33
	36	36	35
	37	37	37
	39	39	39
		41	141
	1	143	42
	1	45	44
	<u> </u>	46	46
	<u> </u>	48	48
		49	50

-J07-	-J08-	-309-	-J10-
01 02	01	01	01
03 04	03   04	03	03
05 06	05 06	05 06	05
07 08	07 08	07	07
)9 10	109	109	109
11	11 12	11 12	110
3	13	/13	113
5 6	15	14	115
7 8	17	16	16
8	19	18   19   20	18
1		121	20
3	23	22	21   22   23
5	125	24	24
6	26	26	150
)	28	-  28	-  28
	30	-  30	
**	32	- 32	
	34		33
	37		
	39  40		39
		41	
		43	43
		45	46
		47	47

-J11-	Flags: (# Output, @ Terminator				
01 02	01				
03 04	03	•			
05 06	05   06	•			
07 08	07	•			
09 10	09	•			
11 12	11				
13 14	12	•			
15	116				
7	16				
19	18				
20 11	20				
3	22				
4	23				
6	25				
8	27				
0	30		•	•	
1	31				
3	33				
5	36				
7	37				
9	39				
	T				
	i i				
	·				




USE . THE DIP CAPS NEXT TO EVERY OTHER MEMORY CHIP

LISPM TV

**Bypass Caps** 

7-FEB-1981 12:34

AI: CADRTV; CAPS



-COLOR VALUE 0

-COLOR VALUE 1

-COLOR VALUE 2


-COLOR VALUE 3

-COLOR VALUE 4

-COLOR VALUE 5

-COLOR VALUE 6

-COLOR VALUE 7





**LISPM TV** 

**MECL Clock** 


7-DEC-1980 22:49

AI: CADRTV; ECLCLK







## NOIF: lastall with pin 1 down



NOTE: Install with pin 1 down





INSTALL 121 OHM SIDE OF SIP CONNECTED TO PIN 10
----THE "NC" SIP PINS SHOULD MEASURE -2 VOLTS





```
MAPADR 15----MAPADR BANK
                                  ADR 15 -----ADR BANK SEL
                                  ADR 14 -----RAM ADR IN 13
                                  ADR 13-----RAM ADR IN 12
                                  ADR 12 ----- RAM ADR IN 11
                                  ADR 11 -----RAM ADR IN 10
                                  ADR 10 -----RAM ADR IN 9
                                   ADR 9-RAM ADR IN 8
                                   ADR 8 -----RAM ADR IN 7
                                   ADR 7 -----RAM ADR IN 6
  -SHF IN 3
                                   ADR 6-RAM ADR IN 5
   -SHF IN 4
                                   ADR 5 ----RAM ADR IN 4
                                   ADR 4 -----RAM ADR IN 3
                                   ADR 3 ----RAM ADR IN 2
----SHF IN 7
                                  ADR 2 -----RAM ADR IN 1
                                   ADR 1 ----RAM ADR IN 0
```


. 1.




























































LISPM TV


Sync Clocking


7-DEC-1980 23:27


AI: CADRTV; SYNCLK























√CZ>OND			
GED —— GNO			
Ø∭>9MD	(F2)XBUS . PAR	GED SANNA PAR	·
<b>©</b> □>avo	√EDxeuso	SVI XANDEO	-XBus.RQ
-GMD	₩Zxigus1	-2.400kt	XBUS .ACK
, <b>ŒD</b> ——anu	491)	AEE	ARUS , VR
€ED>GNO	<b>√</b> ED>	(III)	- XPUS . IGNPAR
(II)——(IN)	ABIT XBUS4	TID	XIZ) XIZIS . IN I
(3NI)	₹ĀŢ`————XBUS5		XXX
€TT)——GND	CTD	√ISI>XANR6	CIZ
(NI) CAND	≪VI>×BUS7	€RZ>	XBUS.SYNC
€IDGND	-XHUSE	(F) XAINES	CPZ
€C2>GNO	∠xaus9	QP2	CHIXUUS . EXT GRANT . IN
ŒET>──GNO .	₹₹2>	CED XANKAIO	XXVS. FX IGRAM T. OUT
√AND  ——GNO  ——GNO	452>xxu311	(E) XAPERIT	XIUS POWER RESET A
⟨ATT⟩ CMO	<b>₹51&gt;</b>	- XAINK17	
<b>€</b> (2)———G <b>N</b> (0	₹RZ>XBUS13	√EMI>	COLOR CLK I
ØET>———GMO	√ARI  ✓ XBUS14	ELZXVIR14	CII)——LOAD COLUR 1 L
√ m m can p	APZ	ÆLT	OKILOAD COLOR 2 L
<b>₫Ⅲ&gt;GND</b>	API)	√SKZ  -XAODR16	COLOR 2 E
<b>€</b> €€2>	<a href="#"> <a href="#"> <a href="#">ABUS 17</a> <a href="#"> <a hre<="" td=""><td>-XAINR17</td><td></td></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a>	-XAINR17	
<b>€</b> ED>GND	AM2 XBUS18	£12>	
CNDGND	√MI) ————————————————————————————————————	EJI)———-xADDR19	
<b>€</b> II)——GNO	ALIZ>	◆BHZ〉	
•	ALIX——-XBUS21	ANDR21	
	XXXX -XBUS22		
	AVI)		COLOR VALUE O
•	AUZ XBUS24		COLOR VALUE 1
	AJI)		EXT —— COLOR VALUE 2
	AUZ -XBUS26		COLOR VALUE 3
	AHI)		COLOR VALUE 4
	AF2 -XRUS28	€KI>COLOR	
ATTO	ALZ XIRUS29	€II>——col or	
45Z>+5V	AED	⟨₩ij>color	2 (ESI)——cutor value 7
45V	AU2>	⟨PI⟩ COLOR	3 EUI HSYNC GUI
€Ā2>+5V	₩ - XBUS32	COLOR	
◆AZ>+5V ◆AZ>+5V	XRUS33	€SI>color	
	XBUS34	€UI>———color	6 MECL VIDEO OUT
€ <u>A2</u> >+5V	XAI)	€¥I>——color	7 ←ID — MECL VIDEO OUT L
			BI ANK ING (FUDGED) L
		•	FIL VIDEO DRIVE
			COMP VIDEO OUT