LISPM 1/O BOA	ARD ****	CADRIO: IOB	UML 18	-DEC-80 1049	
75118 IOBKBD x	75118 IOBKBD x	74LS374 IOBKBD x	74LS374 IOBKRD x	74LS74 10BKBD xx	74LS164 IOBKBD x
F30	E30	D30	C30	830	A30
74LS74 10BSER	74LS244 IOBSER x	74LS244 IOBCSR	74LS374 IORKBD x	74LS569 IOBMS2	74LS164 10BKBD x
F29	E 29	D29	C29	B29	A29
745374 CLK60H x	74\$374 CLK60H x	74LS244 CLKTOD x	74LS10 10BKBD xxx	74LS569 IOBMS2	74LS164 IOBKBD x
F28	E28	D28	C28	B28 .	A28
741.52.44 CLK60H x	74L5244 CLK60H x	74LS175 10BCSR x	74LS74 IOBCSR xx	741.S569 10BMS2	74LS14 IOBKBD OXXXXX
F27	E 27	D27	C27	B27	A27
741.S374 CLKTOD x	74LS374 CLKTOD x	74L S08 10BKBD xxxx	74LS109 JOBKBD xx	74LS569 10BMS2 x	74LS86 IOBMS2 xxxo
		D20	C20	B26	A26
741.S374 CLKTOD x	74LS374 CLK10D x	74LS3? 10BCLK *****	74 37 10BCLK ************************************	74LS569 10BMS2 x	74LS14 IOBMSE XXXXXX
74 393	T 72 700				ALU
F24	74 393 CLKTOD XX	74LS163 10BCLK x	74LS244 108MS2 x	74LS569 10HMS2 x	74LS374 IOBMSE x
T-17-2				D24	A24
74 393 CLK100 xx	74 393 CLK100 xx	74 393 CLK100 xx	TOBCLK XX	74LSB6 10BMS2 xxxx	74LS374 10BMSE x
					AZ S
74LS193 CLKT1M x	CLKTIM x	74 393 CLKTOD XX	TOHCLK X	CLK10D x	74LS374 JOBMSE x
74LS193	74LS193 T	1 741654	1 240462		
F21	CLKTIM X	74LS74 IOBSER XX	74S163 CLKTIM x	74L\$138 CLK60H x	25LS2521 10BMSE x
·		*			

DUMMY20 CLK60H

A20

C20

D20

£20

LISPM I/O BOARD

CADRIO: 10B UML DIP MAP ******

18-DEC-80 1050

DM8838 IOBXCV x	74S133 IOBADR x	74LS244 LMDATP x	74S133 LMUCON, x	74LS164 LMTURN x	74LS193 LMTURN x
DM8838 IOBXCV x	TALS244 LMDATP x	74LS244 LMDATP x	74LS138 LMUCON x	74LS164 LMTURN x	74LS193 LMTURN x
DM8838 IOBXCV x	74LS244 LMDATP x	TALS244 LMDATP x	74LS244 LMDATP x	MC1488L IOBSER x	74LS193 LMTURN x
74S38 IOBINT XXXX	E16	74LS244 LMDATP x	74LS244 LMDATP x	MC1489L IOBSER XXXX	74LS161 LMTURN x
74538 IOBCSR xxxx	E15	74532 LMRCTL XXXX	74S00 LMTBFC XXXX	74574 LMMODU XX	EXAR-CL IOBSER x
74\$175 IOB LNT x	745260 IOBINT xx	74S112 LMTURN XX	74500 LMTBFC *****	74S04 LMTBFC XXXXXX	A14
TD100 LOBINT x	74S04 IOBADR XXXXXX	74S112 LMTBFC xx	25L\$193 LM1BUF x	74 165 LMTBUF x	A13
74S00 IOBINI XXXX	74LS00 IOBINT XXXX	DUMMY LMMYNM x	25LS193- LMTBUF x	74 165 LMTBUF x	2651 IOBSER x
74LS10 IOBINT xxx	74LS02 JOBSER XXXX	P SIP100 LMMYNM x	25LS193 LMTBUF x	TD100 LMDETC x	TD25 LMDETC x
DM8838 IOBINT x	74SO8 LMRCTL XXXX	DUMMY X D10	2147 LMTBUF X	74508 LMTBFC xxxx	745288 LMMODU x
DM8136 IOBADR x	TD250 IOBADR x	T4 279 LMRCTL xxox	9401 LMTBUF R	74SO4 LMDETC XXXXXX	745112 LMMODU XX

LISPM I/U BOARD

CADRIO; IOB UML DIP MAP

18-DEC-80 1052

DM8136 IOBADR x	74574 10BADR xx	74S74 LMRCTL XX	74S51 LMTBUF XX	74S02 LMTBFC XXXX	745374 LMMODU X
DM8837A IOBXCV x	74S37 10BADR xxxx	74S00 LMRBUF XXXX	9401 LMRBUF x	74LS164 LMRBUF x	74LS164 LMRBUF x
DM8837A IOBXCV x	745251 LMMYNM A	Z5LS193 LMRBUF x	74S74 LMRCLK . XX	74LS161 LMRCLK x	74S112 LMTCLK XX
74S251 LMMYNM x	74S51 LMRBUF XX	25LS193 LMRBUF x	74S37 LMRBUF XXXX	74LS161 LMRCLK x	EXAR-CL LMTCLK x
74LS161 LMMYNM x	74S00 LMUCON XXXX	25LS193 LMRBUF x	2147 LMRBUF x	LMDETC x	Z6S02 LMRCTL XX
74LS161 LMMYNM x	74500 LMRCTL XXXX	74SD4 LMTCLK XXXXXX	LMRCLK x	74S163 LMTCLK x	DUMMY LML NDR x
74L\$161 LMMYNI4 x	74S158 LMLNDR x	74S10 LMMODU XXX	74508 LMRBUF XXXX	74574 LMDETC XX	26LS31 LMLNDR XXXX
74511 LMMODU 0x0	745174 LMMYNM x	745287 LMMYNM x	T4574 LMDETC XX	74S04 LMRCLK XXXXXXX	Z6LS33 LMLNDR XXXX


	-A-	CADRIO: 168 UML 1 Flags: (# Output, @ Termina: -B-		-c-		-D-
	*****	A1 A2 ++++++++++++++++++++++++++++++++++++	AZ	NPG.IN*	A	1 2 +5.0V+++++++++++++++++++++++++++++++++++
B1 B2		B1 B2	B1	NPG.IN*	B	1 2 -5.0V
C1 C2 -		C1 C2	C1 C2	GND		1 2 GND
D1 D2		D1 D2	D1 D2		ID:	
Ē1 E2		E1 E2	E1 E2	-D14*		1 2 -BR6*
F 1 F 2		F1 F2	IF1	NC	#IF1	1 NC 2 -BR+
H1 H2		H1 H2	H1 H2	-D11*	/ (H)	
J1 J2		J1 J2	131		# J2	
K 1 K 2		K) K2	K1 K2		IK1	
1 2		L1 L2				-INIT*
12		M1 M2	IM1			BG6.IN*
i 1 i 2		N1 N2	INI			NC BG6. IN*
1		P1 P2	P1			+12.0V BG.IN*
12		IR1 IR2	IR1		IR1	
2		S1 S2				BG4.IN•
1		T1	171	·		GND
1 2		U: U2	IUI		U1 U2	004.14
ì		V1 V2	•		V1 V2	
			İ		T	
			<u>.</u>		H	
			<u>.</u> 		<u>'</u> !	
			i T		<u> </u>	
			i –		<u> </u> 	
			· 		<u>.</u> 	
					<u>'</u>	


LISPM I/O BOARD	CADRIO:IOB UML TIONS Flags: (# Output, @ Te	18-DEC-80 1053 rminator, Dedicated gro	und, ++++ Dedicated power) ••••••
-E-	-F-	-301-	-J02 -
	+++++ # A1 A2 +5.0V+++++++++++	+++++ 01 GND OZ INTERFERE+	# 01 02
81 82 -5.0V	B1 B2 -5.0V	03 INTERFERE- 04 GND	# 04
C1 -A12* C2 GND	# C2 GND	05 RCVR.DATA+ 06 RCVR.DATA-	05
D1 -A17* D2 -A15*	D1 -BBSY*	# 07 GND 08 TRANS.DATA+	# 07 # 08
E1 -MSYN* E2 -A16*	E1 H SYNC E2 V SYNC	09 TRANS.DATA- 10 GND	# 09 # 10
F1 -A2* F2 -C1*	F1 NC	# 11 12	11 12
H1 -A1*	H1 H2	13	13
J1 -SSYN* J2 -C0*	# J1 -NPR* J2	15 16	15 16
K1 -A14* K2 -A13*	K1 K2	17	17 18
L1 -A11* L2	L1 L2	19	19
M1 M2 GND	M1 -INTR*	21 22	. 21
N1 GND N2 -A8*	# N1 NC	# 23 24	23
P1 -A10* P2 -A7*	P1 P2	26 26 GND	125
R1 -A9* R2	R1 R2	27 GND	# 27 # 28
S1 S2 GND	# S1 # S2	129 GND	# 29 # 30
T1 GND	# T1 GND	#[31 GND	# 31
U1 -A6* U2 -A4*	U1 U2	133 GND	# 33 # 34
V1 -A5* V2 -A3*	V1 V2 POWER LINE ~+		#135
		37	137
		39	139
N-1		41	41
•		43	143
		45	145
		47	47
		60	140
		1.44	100


LISPM I/O BOARD ****** EDGE CONNECTIONS	CADRIO; IOB UML Flags: (# Output; @ Termina	18-DEC-80 1053 stor, Dedicated ground,	++++ Dedicated power) ••••••
-J03-	-J04-	- J05-	J06-
101 H SYNC 102 V SYNC	01	01 GPI0 02 GPI1	01 02
03 FH1 -	03 04	03 GP12 04 GP13	03
05 06	05 06	05 GP14 06 GP15	05 06
107 08	07 08	07 GPI6 08 GPI7	07 08
09 10 AUD10+ •	09 10	09 GPI8 10 GPI9	109
11 KBDCLK+ * 12 KBDIN+ *	11 12	11 GP00 12 GP01	10 11
113 *VERB	13 14	113 GPO2	# 12 # 13
15 *HORB 16 *HORA	15 16	14 GP03 15 GP04	# 14 # 15
17 *HEADSW 18 *MIDSW	17	16 GP05 17 GP06	# 16
119 *TAILSW	18	18 GP07 19 GP08	# 18 # 19
21	20	20 GP09	# 20
22	123	21 22	21 22
24	125	23	23
26	26	26 26	26
28	27	28	27
30 AUDIO- •	30	30	30
31 KBDCLK	31	31	31
33 GND	V 33	33	33
35 GND	36	35	35
37 GND	37	37	37
39 GND	39	39	39
		41	41
		43	143
		45	45
T		47	47
	<u>'</u> 	49	48
1	ı	50	50


LISPM 1/0 BOARD EDGE CONNECTIONS	CADRIO: IOB UML Flags: (# Output, * Termin	18-DEC-80 1054 ator, Dedicated ground, -	++++ Dedicated power) ******
-J07-	-J08-	-J09-	-J10-
01 GPIO 02 GPI1	01 GP00 02 GP01	# O1 EIA DATA OUT # O2 EIA DATA IN	# 01 02
03 GPI2 04 GPI3	03 GPU2 04 GPO3	# 03 EIA RTS OUT # 04 EIA CTS IN	# 03
05 GP14 06 GP16	05 GP04 06 GP05	# 05 EIA DSR IN # 06 EIA DCD IN	05 06
07 GP16 08 GP17	07 GPU6 08 GPO7	# 07 FIA DTR OUT # 08	# 07 08
10 GP18 10 GP19	09 GP08 10 GP09	# 09 # 10	09 10
11 GPI10 12 GPI11	11 GPO10 12 GPO11	# 11 # 12	11 12
13 GPI12 14 GP113	13 GPO12 14 GPO13	# 13 # 14	13
15 GPI 14 16 GPI 15	15 GP014 16 GP016	# 15 # 16	15 16
17 GP00 18 GP01	# 17 GPI0 # 18 GPI1	17	17 18
19 GP02 20 GP03	# 19 GPI2 # 20 GPI3	19 20	19 20
21	21	21 22	21
23	23	23	23
25	25	25 26 GND	25 26
28	27	27 GND	# 27
30	29	29	30
31	31	31	31
33	33	33	33
35	36	35	35
37	37	37	37
39	39	39	39
		41	41
		43	43
		45	45
		47	47
		49	149


LISFM I/O BOARD	CADRIO:IOB UML 18 S Flags: (# Output, @ Terminato	-DEC-80 1054		. Daddan i	
-J11-	-J12-	or, Deurcate	a grouna, +++	+ Dedicated power	*******
01	01 .	Ī			
03 04	03	Ť			
05 06	08 06	'			
07 08	07 08	Ť			÷
09 10	109	<u>'</u> T			
111 12	11 12	'			
13	13	Ţ			
15 16	15	T			
117	17 18	<u>'</u> T			
19	19 20	T			
21	[21	ı T			
23 24	23	I Ī			
25	25	<u> </u>			
27	27	I T			
29	29	l Ī			
31	31	Ι Γ ·			
33	33	T			
35	34	· •			
36	36	•			
38	38	•			•
40	40				
<u> </u>	.	•			















€ €€€€	€ \$\$2>	₫ Ħ 2 >	CAI NPG. IN•
€ ⊞>			
€TEDNC	▼R2 >	€H1 >	₹B1 >NPG. OUT *
€ ∏}	-		
€ ED	-02•	€ ED	₩ BR7*
ØNI) → NC	(12) ——-03°	€V2>	
Ф ПТ>————————————————————————————————————	W.	-13*	ØE2>——BR6◆
€AT>GNO	€NZ >	€ U2>	⊕F2>B R5•
€C2>——GND			WEY - DRU
€M2>GMD		€ŸĬ>	ØH2>
₫NI)	•		
€52>GND	€ ¥2>	€UI> ——-A6•	OII)INII+
€IIDGND €EZDGND	ATTAL DEC		
4ED	-07•	₹₽ 2>	ØK2>BG7.IN•
€ ₩D	€ [2>	€N2> -A8◆	Ø[2>BG7.0U1*
€ ∏>——— см о		~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~	Ø1.2>BG7.0U1◆
	-D9•	€ RI>	BG6. 1N+
€B2 >5V	FA	6 77	
ØB2>5v	€J2> -D10*	←PI	BG6.0UT◆
€B2 >5v	ŒĬ Ì	€ □	₩ 22BG5.1N°
€B2> -5 v		The same of the sa	063.10
	€H2> -D12•	€CI>	₫ ₩2> B G5.0UT•
	•		
€A2>+5V	-D13•	€K2>A13*	₫52 >BG4. IN•
+5V +5V			
₹ № 2>	€E2> -014•	€ ED	Ø[2> BG4.0UI •
	. • • • • • • • • • • • • • • • • • • •	€D2>	
	. 442/ 513	-A13	€DIXBBSY•
•		-A16*	€JI>
	_		
	ŒEDMSYN•	€DI >A17*	ENIX————————————————————————————————————
	€JDSSYW•		€I2>
			<u> </u>
	€J2>		
	€ 12>	€ 25	














```
GMD ----- (201-1)
                √01-26>—GND
INTERFERE+---(101-2)
                √01-27 GM0
√101-28 --- GND
    GND ----(101-1)
                 (301-29) — GND
√101-3€ GMD
√01-31>—GN0
    √301-32>— GNO
√101-33 — GND
√201-34>—-GMD
    √301-35 — GMD
```

























SAMPLE should be timed to occur in the middle of the data part of the cycle. Mormally, this will be .75 of the cycle time less 15-25 ms. LOCKOUT END should be 5 ms earlier.




































"My Turn" Counter



:DEFAULT IS MYTURN.MOD 247 OR 64 USECS

