LISPM Bus Int	terface ****	CADR1; BUSIN	IT UML 25	-MAR-81 0822	
26S10 XD x	26510 xD x	74LS244 XBD x	93548 BUSPAR , x	B304 LMDATA	SIP180/3 LMDATA x
26S10 XD x	26\$10 XD x	74LS244 XB0 x	93548 BUSPAR x	8304 1.MDATA x	SIP180/3 LMDATA x
26S10 XD x	26510 XD x	74LS244 XBU x	93S48 BUSPAR x	B28	STP180/3 LMDATA x
76S10 XD x	26510 xD x	74LS244 XBD x	29701 WBUF x	B27	74LS240 LMADR x
26S10 XA x	26S10 XA x	29701 RBUF x	29701 WBUF x	74LS244 BUSSEL x	74LS240 LMADR x
76S10 XA x	26510 XA x	29701 RBUF x	29701 WBUF x	RUSSEL x	T4LS240 LMADR x
26510 XA	93548 XAPAR x E24	29701 RBUF x	29701 WBUF x	741.S244 BUSSEL x	TALS240 LMADR x
26S10 xA x	03548 XAPAR x E23	29701 RBUF x	74LS244 - RBUF x	741 S 2 44 BUSSEL x	74LS240 LMADR x
26S10 XA x	74LS244 UBXA x	74LS244 RBUF x	74LS244 RBUF x	B22	SIP180/3 DBGIN x
26510 XA x	T4LS244 UBXA x	74LS244 RBUF x	74LS244 BUSSEL x	B21	8304 DIAG x
26S10 xD xD	74LS244 UBXA x	74586 REQERR XXXX	74LS244 BUSSEL x	74S00 DATCTL XXXX	8304 DIAG x

LISPM Bus Int	erface ****	CADR1:BUSIN	T UML 25	-MAR-81 0823	
UBD x	74LS244 UBD x	D19	74LS244 BUSSEL x	74S04 DATCTL xxxxxx	74LS374 DBGIN x
UBD x	74LS244 UBD x	74LS240 UBINTC x	74S51 DAFCTL xx	74532 DATCTL xxxx	74LS374 DBGIN x
DM8838 UBD x	74LS244 UBMAP x	TALS374 UBINTC x	74S51 DATCTL xx	74S02 DATCTL xxxx	74S241 DRGOUT x
DM8838 UBD x	74LS244 UBMAP x	25LS2519 UBINTC x	74LS244 REQERR x	74SD8 REQTIM XXXX	75LS2619 DBGIN x
DM8838 UPRIOR x	29701 UBMAP x	74LS74 UBINTC xx	74564 DATCTL x	8304 REQERR X	745139 DBGIN xo
74538 UPRIOR xxoo	29701 UBMAP x	74LS74 UBINTC XX	74S51 DATCTL xx	74574 RQSYNC XX	74510 DBGIN xxx
74538 UPRIOR XXXX	29701 UBMAP x	74LS74 UBINTC xx	74510 RQSYNC xxx	74S04 xA xxxxxx B13	74504 DBGIN ******
DM8638 UUA x	29701 UBMAP x	745133 REQU x	745260 RQSYNC xx	74502 DBGOUT XXXX	74S08 DBGOUT XXXX
DM8838 UBA x	74S258 UBMAP x	74504 UBA XXXXXX	74S64 REQLM x	74551 REQLM xx	74500 DIAG *****
DMS838 UBA x	74S258 UBMAP x	745174 UPRIOR k	74564 REQIM x	74574 REQUB . xx	MTD100 DBGOUT xoo
UBA x	74508 REQLM XX00	74S472 UPRIOR x	TD100 REQLM x	TD250 REQUB x	74532 DBGIN xxxx

LISPM Bus Int	erface ****	CADR1:BUSIN	T UML 25	-MAR-81 0823	•
DM8838 UBA x	745133 UBCYC x	251.S2519 UPRIOR x	74S04 REQLM XXXXXXX	74574 UBCYC xx	74S175 RQSYNC x
DM8838 UBMAST x	74S139 UBCYC xx	25L\$2519 UPRIOR x	REQU XXX	74S04 CLM xxxxxx	745260 RQSYNC xx
DM8838 UPRIOR x	745260 UBCYC xx	UBMAST XXX	74551 REQUB xx	TD100 RQSYNC x	745175 RQSYMC x
745133 UBCYC x	74SO4 UBINTC xxxxxx	74500 UBINTC xxxx	74520 REQU x0	74511 RQSYNC XXX	74S02 RQSYNC xxxx
UBCYC x	T4S32 UBINTC XXXX	UBMAST XX	74S11 DBGIN xxx	745241 DBGOUT x	74500 REQU xxxx
74500 REQU xxxx	745138 UBCYC x	REQU XX	74LS27 UPRIOR XXX	74504 REQTIM XXXXXX	74LS112 REQERR OX
74502 REQU xxxx	74508 UBINIC KXXX	74LS74 UBMAS1 xx	741.574 UBMAST xx	74 276 REQERR x	745288 REQ11M x

LISPM Bus Interface ******* EDGE CONNECTIONS	CADR1:BUSINT UML Flags: (# Output, 0 Termin	25-MAR-81 0823 ator, Dedicated ground,	++++ Dedicated power)
-A-	-8-	-C-	-0-
A1 -XBUS35	A1 -XBUS5	# A1 UB NPG IN	# A1
A2 +5.0V+++++++++++++++	A2 +5.0V+++++++++++++++++++++++++++++++++++	+ A2 +5.0V+++++++++++++++	+ A2 +5.0V+++++++++++
B1 -XBUS34	B1 -XBUS4	# B1 UB NPG OUT	# 81
B2 -5.0V	B2 -5.0V	B2 -5.0V	B2 -5.0V
C1 -XBUS33	C1 -XBUS3	# C1 -XBUS RQ	# C1 C2 GND
C2 GND	C2 GND	- C2 GND	
D1 -XBUS32	# D1 -XBUS2	# D1 -XBUS ACK	# D1
D2 -XBUS31	# D2 -XBUS1	# D2 -UBD16 H	# D2 -UB BR7 H #
E1 -XBUS30	# E1 -XBUS0	# E1 -XBUS WR	# E1
E2 -XBUS29	# E2 -XBUS PAR	# E2 -UBD14 H	# E2 -UB BR6 H #
F1 GND F2 -XBUS28	# F2 -XADDR PAR	F1 GND # F2 -UBD13 H	# F2 -UB BR5 H
H1 -XBUS27	# H1 -XADDR21	# H1 -UBD11 H	# H1
H2 -XBUS26	# H2 -XADDR20	# H2 -UBD12 H	# H2 -UB BR4 H #
J1 -XBUS25	# J1 -XADDR19	# J1 -XRUS IGNPAR	# J1
J2 -XBUS24	# J2 -XADDR18	# J2 -UBD10 H	# J2
K1 -XBUS23	# K1 -XADDR17	# K1 -XBUS INIT	# K1
K2 -XBUS22	# K2 -XADDR16	# K2 -UBD9 H	# K2 UB BG7 IN #
L1 -XBUS21	# L1 -XADDR15	# L1 -XBUS EXTRQ	# L1 -UB INIT H #
L2 -XBUS20	# L2 -XADDR14	# L2 -UBD8 H	# L2 UB BG7 IN #
M1 -XBUS19	# M1 -XADDR13	# M1 -XBUS BUSY	# M1
M2 -XBUS18	# M2 -XADDR12	# M2 -UBD7 H	# M2 UB BG6 IN #
N1 GND	N1 GND	# N1 GND	# N1 GND
N2 -XBUS17	# N2 -XADDR11	# N2 -UBD4 H	# N2 UB BG6 IN . #
P1 -XBUS16	# P1 -XADDR10	# P1 -XBUS SYNC	# P1 +12.0V
P2 -XBUS16	# P2 -XADDR9		# P2 UB BG5 IN #
R1 -XHUS14	# R1 -XADDR8	# R1 -LM BOOT	R1 +12.0V
R2 -XBUS13	# R2 -XADDR7	# R2 -UBD1 H	R2 UB BG5 IN
S1 -XBUS12	# S1 -XADDR6	# S1 -XBUS INTR	# S1 +12.0V
S2 -XBUS11	# S2 -XADDR5	# S2 -UBDO H	# S2 UB BG4 IN #
T1 GND	# T2 -XAUDR4	# T2 -UBD3 H	T1 GND
U1 -XHUS9	# U1 -XADDR3	# U1 -XBUS POWER RESET H	# U1
U2 -XBUS8	# U2 -XADDR2	# U2 -UBD2 H	# U2
V1 -XBUS7	# V1 -XADDR1	# V1 -XBUS EXTGRANT OUT	# V1
V2 -XBUS6	# V2 -XADDR0	# V2 -UBD6 H	# V2
	T		
	1		
			.

LISPM Bus Interface CADR1:BUSINT UML 25-MAR-81 0823

******* EDGE CONNECTIONS Flags: (# Output, @ Terminator, ---- Dedicated ground, ++++ Dedicated power) ******* -F-01 CLKO 02 -MEMRQ H # 01 8 02 03 -LM ACK H # 03 |B1 |B2 -5.0V |B1 |B2 -5.0V 05 LMUB GRANT 06 XBUS REQUEST # | 05 C1 -UB ADR12 H # C1 C2 GND-----#|D1 -UB BBSY H # 07 LMUB MASTER 08 C1 OUT # 07 # 08 D1 -UB ADR17 H 109 XWR 10 -FREE H # 09 # 10 E1 -UB MSYN H #|E1 #|E2 11 NXM TIMEOUT 12 -ANY PAR ERROR H F1 -UB ADR2 H 13 ANY GRANT DLYD H1 -UB ADR1 H H2 -UB ADR0 H # H1 # J1 -UB NPR H # 15 MSYN OUT 16 SSYN IN J1 -UB SSYN H J2 -UB CO H # 15 K1 -UB ADR14 H K2 -UB ADR13 H 17 SSYN OUT 18 UB REG CYC FO # 17 # 18 IL1 -UB ADR11 H 19 UBXRO 20 UBX GRANT V L1 #121 -DERUG IN REQ H M1 -UB INTR H M1 M2 # 22 23 DBUB MASTER N1 GND N2 -UB ADR8 H # 23 # | 25 | 26 -----P1 -UB ADR10 H # P1 # P2 R1 -UB ADR9 H |\$1 |\$2 33 -----33 -----U1 -UB ADR6 H U2 -UB ADR4 H V1 -UB ADR5 H V2 -UB ADR3 H #|V1 #|V2 LOCAL ENABLE |39 -----


44 -----


46

LISPM Bus Interface ****** EDGE CONNECTIONS	CADR1;BUSINF UML 2 Flags: (# Output, 0 Terminat	5-MAR-81 0823 or, Dedicated ground,	++++ Dedicated power) ******
-J03-	-304-	- J05-	-306-
01 02	01	01 DRD0 02 DBD1	# 01 DBD0 # 02 DBD1 #
03	03 04	03 DBD2 04 DBD3	# 03 DBD2 # 04 DBD3
05 06	05 06	05 DBD4 06 DBD5	# 05 DBD4 # 06 DBD5
07 08	07	07 DBD6 08 DBD7	# 07 DBD6 # 08 DBD7 #
09	09 10	09 DBD8 10 DBD9	# 09 DBD8 # # 10 DBD9 #
11 12	11 12	11 DBD10 12 DBD11	# 11 DBD10 # 12 DBD11
113	13	13 DBD12 14 DBD13	# 13 DBD12 # 14 DBD13 # #
15 16	15 16	15 DBD14 16 DBD15	# 15 DBD14 # 16 DBD15 #
117	17	17 DEBUG IN AO 18 DEBUG IN A1	0 17 DEBUG OUT A0 # 0 18 DEBUG OUT A1 #
19 20	119 20	19 DEBUG IN WR 20 -DEBUG IN REQ H	8 19 DEBUG OUT WR 8 20 -DEBUG OUT REQ H #
21	21	21 DEBUG IN ACK 22 NC	# 21 DEBUG OUT ACK 8 # 22 NC #
23	23	23 NC 24 NC	# 23 NC # 24 NC # #
26	25	25 NC 26	# 25 NC #
27	27	28	27
30	29	29	29
31	31	31	31
33	33	33	
35	35	35	35
37	37	37	37
39	39	39	
		41	
	T	43	
		45	45
	T	47	
		149	
			


LISPM Bus Interface ******* EDGE CONNECTIONS	CADR1;BUSINT UML Flags: (# Output, @ Termins	25-MAR-81 0823 ator Dedicated ground, -	++++ Dedicated power)
-307-	-J08 -	-J09-	-J10-
01 SPY0 02 SPY1	# 01 GND # 02 -MCLK7 H	01 -ADR15. H 0 02 -ADR14 H	01 02
03 SPY2 04 SPY3	# 03 GND # 04 GND	03 -ADR13 H 04 -ADR12 H	03
05 SPY4 06 SPY5	# 05 SPY ADR 1 # 06 SPY ADR 2	# 05 -ADR11 H # 06 -ADR10 H	05 06
07 SPY6 08 SPY7	# 07 SPY ADR 3 # 08 SPY ADR 4	# 07 -ADR9 H # 08 -ADR8 H	07
09 SPY8 10 SPY9	# 09 -SPY READ H # 10 -SPY WRITE H	# 09 -ADR7 H # 10 -ADR6 H	09
11 SPY10 12 SPY11	# 11 -BUSINT LM RESET H # 12 -LM BOUT H	# 11 -ADR5 H 12 -ADR4 H	11 12
13 SFY12 14 SPY13	# 13 -I.M UNTBUS RESET H # 14 LM MEMORIVE ENB	13 -ADR3 H # 14 -ADR2 H	13 14
15 SPY14 16 SPY15	# 15 -LM POWER RESET H	15 -ADR1 H # 16 -ADR0 H	15 16
17 -LM GRANT H 18 WRCYC	# 17 NC 8 18 NC	# 17 -MFMRQ H # 18 -LM ACK H	9 17 # 18
19 LM INT 20 MEMPAR FROM LM	# 19 NC 8 20 NC	# 19 -LOADMD H # 20 -LM IGNPAR H	# 19 # 20
21	21	21 22	21 22
23	23	23 24	23
26	25	25 26	25
27	27	27	27
30	29	29 30	29 30
31	31	31	31
33	33	33	33
35	36	36	36
37	37	37	37
39	39	39	39
		41	41
		43	43
	T	45	45
		47	48
		50	50


LISPM Bus Interface ******* EDGE CONNECTIONS	C/ Flag	ADR1;BUSINT UML s: (# Output, @	25-MAR-81 Terminator,	0823 Dedicated	ground,	++++	Dedicated	p
-J11-		-J12-						
01 MEM31 02 MEM30	# 01 # 02	MEH11 MEH10	#					
03 MEM29 04 MEM28	# 04	MEM9 MEM8	*	•				
05 MEM27 06 MEM26	# 05 # 06	MEM7 MEM6	#					
07 MEM25 08 MEM24	# 07 1	MEM5 MEM4	#					
09 MEM23 10 MEM22	# 09		#					
11 MEM21 12 MEM20	# 11 F	MEM1 MEMO	*					
113 MEM19 14 MEM18		MEMPAR TO LM -ADRPAR H	*					
15 MEM17 16 MEM16	# 15 # 16	-ADR21 H -ADR20 H	Ī					
17 MEM15 18 MEM14	# 17 # 18	-ADR19 H -ADR18 H						
19 MEM13 20 MEM12	# 19 20	-ADR17 H -ADR16 H						
21	21 22							
23								
26	25							
27								
29								
31								
33	33 - 34 -							
35	35 - 36 -							
37								
39								
	T							
	T							
	T	·- · · · · · · · · · · · · · · · · · ·						
	T							
	T							






 VCC
 VCC</th







Q01-1>——CLK0 <u>√01-?</u> MEMRQ L LMX GRANI CD1-5 LMUB GRANT XBUS REQUEST (101-7)-IMLB MASTER C1 OUT (101-9) XWR COI-11) NXM TIMEOUT ANY PAR ERROR L ANY GRANT DLYD **√**01-14 **→** MSYN IN 401-15 ----- MSYN OUT <u>√101-16</u> — SSYN IN SSYN OUT UB REG CYC TO CO1-20 UBX GRANT QUI-21>----DEBUG IN REQ I. **(101-22)**------DEBUG ACK Q01-23> ----DBUB MASTER **(101-24) (101-25)**—

CBUS TEST POINTS

8-SEP-1978 13:11

AI: CADR1; CTP

	(\$2)U600 L	€H2 >	-UB ADRO L	CAI>UB NPG IN
	₹₹ 2>	₩	-UB ADR1 L	⟨BI ⟩ UR MPG OUT
	€172>U60? L	€ED>	-UB ADR2 L	₩22>UB BR7 L
	€12>U803 L	€ ¥2>	-UB ADR3 t	WEZ UB BRG L
	€NZ>URO4 L	402	-UB ADR4 L	UR BR5 L
,	<u>⟨₽</u> 2⟩U805 L	₹ ¥	-UB ADR5 L	ØHZ>UB BR4 L
	€VZ>UBD6 L	€IID	-UB ADR6 L	UB INIT L
·	€N2>U607 L	4 P2>	-UB ADR7 L	UB BG7 IN
••	UB08 L	€N2>	-UB ADR8 L	€12>UB BG7 IN;(OUT)
	₹₹2> U809 t.	€ ED	UB ADR9 L	UB BG6 IN
		€ PI>	-UB ADR10 L	UB BG6 IN; (OUT)
	Œ∐───UBD11 Ł	€ □>——	UB ADR11 L	UR BG5 IN
·	CH2>UB012 L	€ €15	UB ADR12 L	UR BG5 IN:(OUT)
	CF2>UBD13 L	€12>	-UB ADR13 L	US BG4 IN
	(EZ)U8014 L	(KI)	UB ADR14 L	UE BG4 IN:(OUT)
	CD2>UBO15 L	€02>	UB ADR15 L	(DI)——UB BBSY L
		€2>	U8 ADR16 L	UB MPR L
LOCAL ENABLE	ŒĨD──UB MSYN L	400	UB ADR17 L	(HI)——UB INTR L
	€JI)———UR SSYN I.			€12>UB SACK L
	€32>UB CO L			
	ŒEZ>──UB C1 L			
US	UNIBUS SPC CONNS		3-OCT-1978 07:16	AI: CADR1; CUBUS

CBUS

THESE SIGNALS MUST BE JUMPERED OVER TO CORRESPONDING XBUS RUNS 10 CD2 √:E1>--------xBUS0 €72>——-XADDRO TO CE2 4002>----xBusi -XADDR1 10 CF2 TO CH2 -XBUS IGNIAR GNO GNO **€**(2)------GND €EE1>-------xBUS3 10 CJ2 Ø∏ GNO √BI

-xBUS4 10 CK2 XBUS EXTRQ -XAVOR5 TO CL2 CHT>--------XBUS RUSY TO CN2 CPT)-------XBUS SYNC €EED GND **€**[2] ——GND 10 CP2 EF1 - not grounded for SPC wiring 4311)-----GND AU2>---------XBUS8 GND-GND €NI)-----GMO AUD-TO CH1 €II) GND €II)-----GND -----XBUS POWER OK CCC CND €C2>-----GND 452>--------xBUS11 XBUS POWER RESET L **€FID** GND **€ED**-----GMD **€ED GND** €NID--XADDR13 **€**III>-----GMD ARD-XBUS14 √BL2

-XADDR14 -XADDR15 API)-◆PI +12V √AN2


→ XBUS17 -XADDR17 ◆RT>----+12V -XBUS18 451)----+12V -XBUS19 -XBUS20 **(AK2)** --------XBUS22 -5V **€**172>------5V -5V -5V AHI)-------XBUS27 4F1)-**€**A:>----+5∨ **€AD----+5V** €A2>---+5V **€**A2>---+5V €A2 ----+5V


10-DEC-1980 10:09


AI: CADR1; CXBUS

XBUS BACKPLANE CONNS


CBUS











√06-3>-**—DBD3** --0804 (106-6)---**√**106-7>-**√**06-11> **√**105-12> ----DBD11 √06-13 DBD12 <006-15>---- DBD 14 **√105-16**≻ --- DBD 15 ---- DFBUG OUT AO **√**106-18>--DEBUG OUT A1 **(106-19)** -DEBUG OUT WR **√**05-20>--- DEBUG OUT REO L **(105-21)**--DFBUG OUT ACK Q06-22>
























NOTE: MEMPAR TO LM is on DBGOUT













17 400 000 to 17 777 777


THESE ARE LM ADDRESSES THAT ARE MAPPED ONTO UNIBUS THEY DON'T EXIST ON XBUS THEREFORE THEY'LL MEAN UNIBUS TO MEMORY DATA REGISTER























































XAO PAR EVEN XAO PAR OOD L
XAO PAR ODD XAO PAR EVEN L

XAO PAR EVEN-XADDR PAR OUT

