


BIG MODULAR MIDI V2 — S3 schematic (5 V logic, mis-patch protected in/out). Circuit intent: docs/research.md 7


POWER: Eurorack +12V -> B5819W -> 39R -> HT7550-1 -> +5V. -12V (J10 pins 1-2) unused.





U2 +5V CLAMP: sinks output-clamp current above ~5.5 V (the LDO cannot sink).









PWR_FLAG: #FLG01 marks the Eurorack GND entry; #FLG02 marks VIN_LDO, which is fed from +12V only through passives (D10, R20) that ERC cannot see through.


MCU: ATtiny1616 at 5 V, 20 MHz; pin map identical to Bread Modular




OUTPUTS 1-8: GPIO -> 1k -> TS tip (sleeve GND), BAT54SW clamp to +5V/GND on the GPIO side; GPIO -> 1k -> LED -> GND




MIDI IN: NPN front end (3.3 V and 5 V senders, +/-12 V tolerant), no opto



JP1 TRS TYPE (2.54 mm header on the back): shunt 1-2 = TYPE A (Tip = data), shunt 2-3 = TYPE B (Ring = data). The unused conductor is left open. Sleeve = GND (as Bread Modular V1). Q1 inverts: firmware sets PORT_INVEN on PB3. No optocoupler in V2 (ground-loop isolation stays a later item).





JP2 RX SOURCE (solder jumper on the back, shipped OPEN: bridge one pair by hand): Solder 1-2 = PROTECTED (Q1 drives PB3: firmware PORT_INVEN on PB3). Solder 2-3 = DIRECT debug path (MIDI_IN to PB3 as V1, unprotected; PORT_INVEN off). Exactly one bridge: never both, and open = PB3 floats.

UPDI J11: pin 1 UPDI, pin 2 GND (2.54 mm). Power the module from Eurorack while programming.

Circuit intent: docs/research.md; placement: docs/v2/geometry.json
V2 SCHEMATIC S3 — 5 V logic, mis-patch protected input and outputs, JP2 input bypass (open)
Big Modular

Sheet: /
File: midi.kicad_sch

Title: Big Modular — MIDI V2

Size: A3	Date:	**Rev: V2-S3**
KiCad E.D.A. 10.0.6		Id: 1/1