


8-BIT SHIFT REGISTERS WITH SIGN EXTEND

These 8-bit shift registers have multiplexed input/output data ports to accomplish full 8-bit data handling in a single 20-pin package. Serial data may enter the shift-right register through either D0 or D1 inputs as selected by the data select pin. A serial output is also provided. Synchronous parallel loading is achieved by taking the register enable and the S/P inputs low. This places the three-state input/output ports in the data input mode. Data is entered on the low-to-high clock transition. The data extend function repeats the sign in the $Q_{\mbox{\sc M}}$ flip-flop during shifting. An overriding clear input clears the internal registers when taken low whether the outputs are enabled or off. The output enable does not affect synchronous operation of the register.

- Multiplexed Inputs/Outputs Provide Improved Bit Density
- Sign Extend Function
- Direct Overriding Clear
- 3-State Outputs Drive Bus Lines Directly


(TOP VIEW)



SN54/74LS322A

8-BIT SHIFT REGISTERS WITH SIGN EXTEND

LOW POWER SCHOTTKY




GUARANTEED OPERATING RANGES

Symbol	Para	ameter		Min	Тур	Max	Unit
VCC	Supply Voltage		54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temper	ature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	Q _H ′	54, 74			-0.4	mA
lOL	Output Current — Low	Q _H ′ Q _H ′	54 74			4.0 8.0	mA
loн	Output Current — High	Q _A -Q _H Q _A -Q _H	54 74			-1.0 -2.6	mA
lOL	Output Current — Low	Q _A -Q _H Q _A -Q _H	54 74			12 24	mA

SN54/74LS322A

BLOCK DIAGRAM



FUNCTION TABLE

		INPUTS								INPUTS/OUTPUTS			
OPERATION	CLEAR	REGISTER ENABLE	S/P	SIGN EXTEND	DATA SELECT	OUTPUT ENABLE	СГОСК	A/Q _A	B/QB	C/Q _C	H/Q _H	OUTPUT QH'	
Clear	L L	H X	X H	X X	X X	L L	X X	L L	L L	L L	L	L L	
Hold	Н	Н	Χ	Х	Х	L	Х	Q _{A0}	Q _{B0}	Q _{C0}	Q _{H0}	Q _{H0}	
Shift Right	H H	L L	нн	H H	L H	L L	↑	D ₀ D ₁	Q _{An} Q _{An}	Q _{Bn} Q _{Bn}	Q _{Gn} Q _{Gn}	Q _{Gn} Q _{Gn}	
Sign Extend	Н	L	Н	L	Х	L	1	Q _{An}	Q _{An}	Q _{Bn}	Q _{Gn}	Q _{Gn}	
Load	Н	L	L	Х	Х	Х	1	а	b	С	h	h	

When the output enable is high, the eight input/output terminals are disabled to the high-impedance state; however, sequential operation or clearing of the register is not affected. If both the register enable input and the S/P input are low while the clear input is low, the register is cleared while the eight input/output terminals are disabled to the high-impedance state.

H = HIGH Level (steady state)

L = LOW Level (steady state)

X = Irrelevant (any input, including transitions)

^{↑ =} Transition from LOW to HIGH level

 $Q_{A0...}Q_{H0}$ = the level of Q_A through Q_H , respectively, before the indicated steady-state conditions were established

 $Q_{An...}Q_{Hn}$ = the level of Q_{A} through Q_{H} , respectively, before the most recent \uparrow transition of the clock

D0, D1 = the level of steady-state inputs at inputs D0 and D1 respectively

a...h = the level of steady-state inputs at inputs A through H respectively

SN54/74LS322A

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

				Limits						
Symbol	Parame	eter		Min	Тур	Max	Unit	Test Conditions		
VIH	Input HIGH Voltage			2.0			V	Guaranteed Input HIGH Voltage for All Inputs		
V _{IL} Input LOW Voltage		,	54			0.7	V		uaranteed Input LOW Voltage for	
VIL.	Input LOVV Voltage		74			0.8	v	All Inputs		
VIK	Input Clamp Diode Voltage				-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA		
VOH	Output HIGH Voltage		54	2.4	3.2		V	V _{CC} = MIN, I _{OH} = MAX		
VОН	Q _A –Q _H		74	2.4	3.2		V	VCC = WIIIV, IOH	- W/ /X	
VOH	Output HIGH Voltage		54	2.5	3.4		V	V _{CC} = MIN, I _{OH} = MAX		
VОН	PH QH'		74	2.7	3.4		V	VCC = WIIIV, IOH	- W/ VX	
\/-·	Output LOW Voltage	54	1, 74		0.25	0.4	V	I _{OL} = 12 mA	V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH}	
VOL	Q _A –Q _H		74		0.35	0.5	V	I _{OL} = 24 mA	per Truth Table	
.,	Output LOW Voltage	54	1, 74			0.4	V	I _{OL} = 4.0 mA	VCC = VCC MIN,	
VOL	Q _H ′		74			0.5	V	I _{OL} = 8.0 mA	V _{IN} = V _{IL} or V _{IH} per Truth Table	
lozh	Output Off Current HIGH Q _A -Q _H					40	μΑ	V _{CC} = MAX, V _{OUT} = 2.7 V		
lozL	Output Off Current LO QA-QH	Output Off Current LOW Q _A -Q _H				-400	μΑ	V _{CC} = MAX, V _O	UT = 0.4 V	
		Other				20	μΑ			
	Input HIGH Current	A-H, Data Sele	ect			40	μА	V _{CC} = MAX, V _{IN}	= 2.7 V	
		Sign Exte	end			60	μΑ			
lН		Other				0.1	mA			
		Data Select				0.2	mA	$V_{CC} = MAX$, $V_{IN} = 7.0 V$		
		Sign Exte	end			0.3	mA			
		A–H				0.1	mA	$V_{CC} = MAX, V_{IN} = 5.5 V$		
I _{IL}		Other Data Select Sign Extend				-0.4	mA			
	Input LOW Current					-0.8	mA	V _{CC} = MAX, V _{IN}	ı = 0.4 V	
						-1.2	mA			
los	Short Circuit Current	Q _H ′		-20		-100	mA	$V_{CC} = MAX$		
.03	(Note 1) Q			-30		-130	mA	V _{CC} = MAX		
Icc	Power Supply Current	t				60	mA	$V_{CC} = MAX$		

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

SN54/74LS322A

AC CHARACTERISTICS ($T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$)

			Limits				
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
fMAX	Maximum Clock Frequency	25	35		MHz		
^t PHL ^t PLH	Propagation Delay, Clock to QH'		26 22	35 33	ns	C _L = 15 pF	
^t PHL	Propagation Delay, Clear to QH'		27	35	ns		
^t PHL ^t PLH	Propagation Delay, Clock to Q _A -Q _H		22 16	33 25	ns		
^t PHL	Propagation Delay, Clear to Q _A -Q _H		22	35	ns	C_L = 45 pF, R_L = 667 Ω	
^t PZH ^t PZL	Output Enable Time		15 15	35 35	ns		
^t PHZ ^t PLZ	Output Disable Time		15 15	25 25	ns	C _L = 5.0 pF	

AC SETUP REQUIREMENTS ($T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$)

			Limits						
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions			
tW	Clock Pulse Width HIGH	25			ns				
tW	Clock Pulse Width LOW	15			ns				
tW	Clear Pulse Width LOW	20			ns				
t _S	Data Setup Time	20			ns	V-2 F0V			
t _S	Select Setup Time	15			ns	V _{CC} = 5.0 V			
th	Data Hold Time	0			ns				
th	Select Hold Time	10			ns]			
t _{rec}	Recovery Time	20			ns				

DEFINITIONS OF TERMS

SETUP TIME (t_S) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW-to-HIGH in order to be recognized and transferred to the outputs.

HOLD TIME (t_h) — is defined as the minimum time following the clock transition from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued

recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW-to-HIGH and still be recognized.

RECOVERY TIME (t_{rec}) — is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW-to-HIGH in order to recognize and transfer HIGH Data to the Q outputs.