
# FILE FORMAT

Project 7 - Design environment for FPGA-based Designs


#### TOP LEVEL CODE GENERATOR MODULE

- ➤ Top-Level-Code-Generator module the module to generate top-level VHDL files by 2 character files:
  - IP information file
  - Signal information file
- ➤ These 2 input files contains all the information we need to describe a system. For example, let's consider a system with 3 registers and 1 RCA:



#### **EXAMPLE**


- ➤ We need to logically define IDs for IP components and signals. Then we put corresponding IP component and signal information into IP information file and signal information file respectively.
  - IP component The instance of IP core with its own function
  - Signal Describe the topology connection between two components



#### **EXAMPLE**

- ➤ We need to logically define IDs for IP components and signals. Then we put corresponding IP component and signal information into IP information file and signal information file respectively.
  - IP component The instance of IP core with its own function
  - Signal Describe the topology connection between two components


Described by IP information file




#### **EXAMPLE**

- ➤ We need to logically define IDs for IP components and signals. Then we put corresponding IP component and signal information into IP information file and signal information file respectively.
  - IP component The instance of IP core with its own function
  - Signal Describe the topology connection between two components


Described by Signal Information file




- ➤ Key Information in IP information file
  - IP ID
    - ID of corresponding IP component
    - The value is assigned by GUI
  - IP Name
    - Name of corresponding IP component
  - Input port number and output port number
  - Port information
    - Port name
    - Port type
    - Port ID
    - Port direction
  - Instance component ID
    - Component ID in current system
    - One IP may have various instance component ID




OUT std\_logic\_vector(7 downto 0) 2 out






Slides created by Wenlong WANG




TOP\_LEVEL\_ENTITY: System ➤ Example Component ID: 0 Component ID: 2 OP AReg Component ID: 3 Component ID: 1 **RCA OUTPUT** Reg Reg OPBTOP\_LEVEL\_ENTITY: System 0 System 2 1 OP\_A std\_logic\_vector(7 downto 0) 0 in Input port number = 2OP\_B std\_logic\_vector(7 downto 0) 1 in Output port number = 1OUTPUT std\_logic\_vector(7 downto 0) 2 out 1 Reg. **&**1 1 IP 1: Reg\_8 data\_in std\_logic\_vector(7 downto 0) 0 in Input port number = 1data\_out std\_logic\_vector(7 downto 0) 1 out Output port number = 1124 2 RCA-2 1 IP 2: RCA A std\_logic\_vector(7 downto 0) 0 in Input port number = 2B std\_logic\_vector(7 downto 0) 1 in Output port number = 1OUT std\_logic\_vector(7 downto 0) 2 out

Slides created by Wenlong WANG





Slides created by Wenlong WANG



- Key Information in signal information file
  - Signal ID
    - ID of signal
    - The value is assigned by GUI
  - Departure component ID
    - Component ID which the connection departs from
  - Departure port ID
    - Port ID which the connection departs from
  - Destination component ID
    - Component ID which the connection arrives
  - Destination port ID
    - Port ID which the connection arrives

➤ Example





port 1

Sig ID: 3

port 0 Reg port 1

Sig ID: 1

Component ID: 0

➤ Example Component ID: 0 TOP LEVEL ENTITY: System Component ID: 3 Component ID: 1 In port 0 Sig ID: 6 Sig ID: 4 port 0 Reg port 1 port 0 Component ID: 4 6 4 1 Out port port 2 Sig ID: 0 port o Reg port 1 Sig ID: 2 **RCA** Component ID: 2 Signal\_id In port 1 port 0 Reg port 1 port 1 Sig ID: 1 Sig ID: 3

➤ Example Component ID: 0 TOP LEVEL ENTITY: System Component ID: 3 Component ID: 1 In port 0 Sig ID: 6 Sig ID: 4 port 0 Reg port 1 port 0 Component ID: 4 Out port port 2 Sig ID: 0 port 0 Reg port 1 Sig ID: 2 **RCA** Component ID: 2 **Departure** Component In port 1 ID port 0 Reg port 1 port 1 Destination Component ID Sig ID: 1 Sig ID: 3

➤ Example Component ID: 0 TOP LEVEL ENTITY: System Component ID: 3 Component ID: 1 In port 0 Sig ID: 6 Sig ID: 4 port 0 Reg port 1 port 0 Component ID: 4 4 1 Out port port 2 Sig ID: 0 port 0 Reg port 1 Sig ID: 2 **RCA** Component ID: 2 **Departure** Port ID In port 1 port 0 Reg port 1 port 1 **Destination** Port ID Sig ID: 1 Sig ID: 3