DESIGN ENVIRONMENT FOR FPGA-BASED DESIGNS

BOTTOM-LEVEL DESIGN

OUTLINE

- Introduction
- Top-Level code generator
- Bitstream generator
- CPU communication module
- Summary

OUTLINE

- Introduction
- Top-Level code generator
- Bitstream generator
- CPU communication module
- Summary

INTRODUCTION

➤ Main purpose:

- Develop a software environment allowing user to accomplish their design on it.

INTRODUCTION

- Main purpose:
  - Develop a software environment allowing user to accomplish their design on it.
- System specification

INTRODUCTION

- Main purpose:
  - Develop a software environment allowing user to accomplish their design on it.
- System specification
  - A user interface

INTRODUCTION

- Main purpose:
  - Develop a software environment allowing user to accomplish their design on it.
- System specification
  - A user interface
  - Conclude user design into codes

INTRODUCTION

- Main purpose:
  - Develop a software environment allowing user to accomplish their design on it.
- System specification
  - A user interface
  - Conclude user design into codes
  - Program codes into device

INTRODUCTION

- Main purpose:
  - Develop a software environment allowing user to accomplish their design on it.
- System specification
  - A user interface
  - Conclude user design into codes
  - Program codes into device
  - Manage data transmit during run-time

INTRODUCTION – MODULES

User interface

Conclude user design into class

Program codes into device

Manage data transmit during run-time

INTRODUCTION – MODULES

User interface → Graphics User interface(GUI)

Conclude user design into class

Program codes into device

Manage data transmit during run-time

INTRODUCTION – GRAPHICS USER INTERFACE (GUI)

- Graphics User Interface (GUI)
  - A graphics interface allowing user to build their customized system
  - User is able to embed IP cores into design
  - GUI collect system information for other modules

INTRODUCTION – MODULES

User interface → Graphics User interface(GUI)

Conclude user design into class

Program codes into device

Manage data transmit during run-time

INTRODUCTION – MODULES



Conclude user design into class

Program codes into device

Manage data transmit during run-time

INTRODUCTION – MODULES



Conclude user design into class

Top-Level code generator

Program codes into device

Manage data transmit during run-time

INTRODUCTION – TOP-LEVEL CODE GENERATOR

- Top-level code generator
  - Take system information collected by GUI as input
  - Analyse the information
  - Generator top-level entity code of entire system in VHDL

INTRODUCTION – MODULES



INTRODUCTION – BIT-STREAM GENERATOR

- Bit-stream generator
  - Based on software provided by Lattice which is “Diamond Lattice”
  - Take system information as input such as workspace path, Lattice directory.
  - Bit-stream generator generates the bit-stream used for programming FPGA

INTRODUCTION – MODULES



INTRODUCTION – CPU COMMUNICATION MODULE

- CPU communication module
  - By previous modules, user is able to generate the bit-stream used for programming FPGA
  - This module is used to transmit data between CPU and FPGA in run-time

INTRODUCTION – WORKFLOW

DataBase

Graphics User interface(GUI)

Top-Level code generator

Bit-stream generator

CPU communication module

INTRODUCTION – WORKFLOW



DataBase

Graphics User interface(GUI)

Top-Level code generator

Bit-stream generator

CPU communication module

INTRODUCTION – WORKFLOW



INTRODUCTION – WORKFLOW



INTRODUCTION – WORKFLOW



INTRODUCTION – WORKFLOW



INTRODUCTION – WORKFLOW



INTRODUCTION – WORK COOPERATION

DataBase

Graphics User interface(GUI)

Top-Level code generator

Bit-stream generator

CPU communication module

INTRODUCTION – WORK COOPERATION

DataBase

Graphics User interface(GUI)

Top-Level code generator

Bit-stream generator

CPU communication module

INTRODUCTION – WORK COOPERATION

Top-Level

DataBase

Design

Graphics User interface(GUI)

Top-Level code generator

Bit-stream generator

CPU communication module

INTRODUCTION – WORK COOPERATION

Top-Level Design

DataBase

Graphics User interface(GUI)

Bottom-Level Design

Top-Level code generator

Bit-stream generator

CPU communication module

INTRODUCTION – WORK COOPERATION

Top-Level Design

DataBase

Graphics User interface(GUI)

By group 9

Bottom-Level Design

Top-Level code generator

Bit-stream generator

CPU communication module

INTRODUCTION – WORK COOPERATION

Top-Level Design

DataBase

Graphics User interface(GUI)

By group 9

Bottom-Level Design

Top-Level code generator

Bit-stream generator

CPU communication module

By our group

OUTLINE

- Introduction
- **Top Level code generator**
- Bitstream generator
- CPU communication module
- Summary

TOP LEVEL CODE GENERATOR

- Top-level entity generator is designed for generating top-level entity VHDL codes of the entire system by the system information collected by GUI.
- This module is supposed to be used when user finished constructing the entire system.

TOP LEVEL CODE GENERATOR – HOW DOES IT WORK



TOP LEVEL CODE GENERATOR – HOW DOES IT WORK



TOP LEVEL CODE GENERATOR – HOW DOES IT WORK



TOP LEVEL CODE GENERATOR – HOW DOES IT WORK



TOP LEVEL CODE GENERATOR – HOW DOES IT WORK



TOP LEVEL CODE GENERATOR – HOW DOES IT WORK



TOP LEVEL CODE GENERATOR – HOW DOES IT WORK



TOP LEVEL CODE GENERATOR – HOW DOES IT WORK



TOP LEVEL CODE GENERATOR – HOW DOES IT WORK



OUTLINE

- Introduction
- Top-Level code generator
- **Bitstream generator**
- CPU communication module
- Summary

BITSTREAM GENERATOR

- Based on the function of Diamond Lattice
- To accomplish this function we learn to how to generate the bitstream in Diamond Lattice manually.
- Then we develop a program to automate this progress

BITSTREAM GENERATOR – HOW DOES IT WORK

Bitstream generater

BITSTREAM GENERATOR – HOW DOES IT WORK



BITSTREAM GENERATOR – HOW DOES IT WORK



BITSTREAM GENERATOR – HOW DOES IT WORK



BITSTREAM GENERATOR – HOW DOES IT WORK



BITSTREAM GENERATOR – HOW DOES IT WORK



BITSTREAM GENERATOR – HOW DOES IT WORK



BITSTREAM GENERATOR – HOW DOES IT WORK



BITSTREAM GENERATOR – HOW DOES IT WORK



OUTLINE

- Introduction
- Top-Level code generator
- Bitstream generator
- **CPU communication module**
- Summary

CPU COMMUNICATION MODULE

- Transmit data between CPU and FPGA in run-time
- It provides a small library which contains functions to manage data transmission between CPU and FPGA
- Since in our project, we don't need to do anything about simulation, GUI won't provide the interface to invoke this module.
- It could be a useful module for the future work.

CPU COMMUNICATION MODULE – WHY WE NEED THIS MODULE

- We check the data sheet of SECUBE. We find CPU communicates with FPGA by GPIO.



- Till now there is not any function to handle data transmission between GPIO of CPU and input buffer of FPGA. User need to control each corresponding bit of GPIO. It is not convenient.

CPU COMMUNICATION MODULE – WORK FLOW

PC

CPU

FPGA

CPU COMMUNICATION MODULE – WORK FLOW

PC

Data is collected by PC

CPU

FPGA

CPU COMMUNICATION MODULE – WORK FLOW

PC

CPU

FPGA

Data is transmitted to CPU

CPU COMMUNICATION MODULE – WORK FLOW

PC

CPU

FPGA

CPU invoke functions of library to send data to FPGA input buffer by GPIO

CPU COMMUNICATION MODULE – WORK FLOW

PC

CPU

FPGA

FPGA process data depending on user design

CPU COMMUNICATION MODULE – WORK FLOW

PC

CPU

FPGA

CPU invoke functions of library to read data from FPGA input buffer by GPIO

CPU COMMUNICATION MODULE – WORK FLOW

PC

CPU

FPGA

Data is transmitted back to PC

OUTLINE

- Introduction
- Top-Level code generator
- Bitstream generator
- CPU communication module
- **Summary**

SUMMARY

- Gnatt



MILESTONES – DELIVERABLES

- Milestone 1: Finish top-level code generator

  Deliverables: Source files of top-level code generator

  Accomplished on **April 25**

- Milestone 2: Finish CPU communication module

  Deliverables: Source files of CPU communication module

- Milestone 3: Finish bitstream generator

  Deliverables: Source files of bitstream generator

  Accomplished on **June 1**

- Milestone 4: Submit project

  Deliverables: 1. Source files of entire project
  2. Documentation

Thank you!