


## 0. Prelab


This is in the file omniscient spreadsheet.


## 1. Pipelined Registers

- a) To implement an ideal N bit register with stalling and flushing we can simply allow the stall and flush to access the reset and write enable bits. Then we just not the stall and set reset directly to the flush input and it would be implemented if it was ideal.



- b) We created the file pipeline registers and a test bench which was verified by our TA. Results of the test bench:





## 2. Data Dependencies

All parts number two can be seen in the Omniscient Spreadsheet on the last three tabs.


### 3. Forwarding and Hazard Detection



Shown in the Dependencies tab of the Omniscient Spreadsheet.

### 4. MIPS Pipelined Processor

After putting in the pipelined registers we then created a Forwarding unit and Hazarding Unit which the test benches are listed shown below.



Forwarding:






Hazard Detection:


CprE 381 – Project Part C  
Group 9: Scott Connell, Brian Reber, Arjay Vander Velden





Our Design is as follows below:

CprE 381 – Project Part C  
Group 9: Scott Connell, Brian Reber, Arjay Vander Velden





If you can not see our image check out the png in the zip file.

## 5. Testing

- a) First we made and tested an application that uses every instruction **without** any data dependencies. It does not have any data dependencies because our code has a lot of no ops  
Our Code is in the test/asm folder and is called allinstructionsNoDependencies.s .
  
- b) Next we made and tested an application that uses every instruction **with** exhaustively the data dependencies of our processor. Our Code is in the test/asm folder and is called Allinstructions.s.
  
- c) Then we tested with our two sorting algorithms from Project Part B. Also located in the test/asm is the MergeSort.s and the Bubblesort.s.