
0) Prelab

This is shown in the file omniscient spreadsheet. This was verified by our TA.

1) Control Logic


- (a) We created this spreadsheet and it is attached. See Omniscient Spreadsheet.
- (b) To create the control logic module, we used with-select—then statements using the first 6 bits of the byte code; every time that the first 6 bits were identical, an intermediate signal would be set using another with-select—then statement using bits from another area of the byte code. We created a test bench to test the control logic module. The test bench confirmed that our control logic module correctly outputs the signals based on our Omniscient Spreadsheet. Shown below is a waveform from this test bench, showing a small sample of the correct results:




2) Instruction Fetch Logic

- (a) The possibilities that our Instruction Fetch Logic must support include: PC+4 (this is just after a normal instruction), all jumps (j, jal, jr, jalr) and all branches (beq, bgez, bgezal, bgtz, bltz, bltzal, bne). Look at Omniscient Spreadsheet for more information dealing with all of the control signals that these will require.
- (b) Below is a scanned copy of our instruction fetch component. It is essentially a 9:1 mux that selects between one of our possible next PC values. We calculate all possible PC values concurrently, and then based on the control signal, we select which one to take. For our branch targets, we use combinational logic involving the isBranch signal from the control logic, the zero signal from the ALU, and the ALU result to decide whether a specific branch will be taken. There are two outputs of this component the instruction, and the PC+4 value, which can be put in the register file in the case of a jump and link operation.

CprE 381 - Project Part B Group 9: Arjay Vander Velden, Brian Reber, Scott Connell




(c) Below is shown an image of a simple testbench that shows that the memory has been instantiated, given the input file, as pictured in the first screenshot. The instruction memory needs less specifity than the *mem.vhd* file has. The only ports that actually matter for the instruction memory are the clock, the input address, and the output. The byteena and data inputs both are never used for instruction memory (because the data is instantiated into the memory), so they don't matter. The write-enable port must be always set to 0, to ensure that new instructions are never written to the instruction memory.



(d) We created both a store-mux and a load-mux (see the graphic representing our whole processor's schematic to see the location). It was not a possibility to create a test bench to verify if our instruction fetch logic component was working or not, but we were able to at least create test benches to verify whether the load-mux and the store-mux were working. Shown below are waveforms of this output. We later verified that the instruction fetch logic component works by merely running the whole processor and watching the PC signal.

tb_loadmux:



tb_storemux:


Nave : ::::::::::::::::::::::::::::::::::															=:				
o Data- <u>(10</u>	10101010:	1010101	1001100	11001100															
o Data- (<u>10</u>	101010101	1010101	100	1100,	1010	1100					⇉		10101010	10101010	1100	1100	1010	1100	
o Data- <u>100</u>	(01 110	11 0	0 (01)	10 (11	00 (01	10 (11	00 01	10 (11	00 (0	1	10 (11	00 01	10 11	00 01	10 (11	00 01	10 (11 (0	0 (0
o Data- <u>100</u> 0)	1 0	10		011		100			101			000		010		011	1	.00
o Data- 🚻	11	10	011	1100	0011	1100					_		1111		0011	1100	0011	1100	
	o Data- <u>(10</u> o Data- <u>(00</u> o Data- <u>(00</u>	Data- (1010101010 Data- (00 (01 10 Data- (000	o Data- (1010101010101010101 o Data- (00 (01 (10 (11 (0 o Data- (000 (0	Data- 1010101010101010101000 Data- 00 01 10 11 00 01 0 Data- 000 010	Data- (0010101010101010100,)1100 Data- (00 01 10 11 00 01 10 (11 Data- (000 010	Data- 10101010101010101010011001010 Data- 00 01 10 11 00 01 10 11 00 01 Data- 000 010 101	Data- 000 01 010 010 010 010 011 00 01 010 011 00 011 010 011 010 011 010 011 010 011 010 011 010 011 010 011 010 011 010 011 010 011 010 011 010 011	Data- 10101010101010101100110011001100 Data- 10101010101010101100, 1100, 11010, 1100	Data- 10101010101010101100110011001100 Data- 10101010101010101100, 1100, 1100, 1100, 1	Data- 10101010101010101100110011001100 Data- 10101010101010101100, 1100, 1100, 1100, 1	Data- 10101010101010101100110011001100 Data- 10101010101010101010001100110011001 Data- 00 01 10 11 00 01 10 11 00 01 10 11 00 01 10 11 00 01 10 11 100 01 10 11 100 01 10 11 100 01 10 11 100 01 10 11 100 01 10 11 100 01 10 10	Data- 10101010101010101100110011001100 Data- 101010101010101010100, 1100, 1100, 1100, 1	Data- 1010101010101010110011001100	Data- 10101010101010101100110011001100	Data- 10101010101010101100110011001100	Data- 10101010101010101100110011001100	Data- 101010101010101010110011001100	Data- 101010101010101010110011001100	Data- 1010101010101010110011001100

The waveforms indicate the inputs and the outputs of the load-mux and the store-mux.

3) MIPS Single-Cycle Processor

We faced a few challenges when bringing together the entire single-cycle processor. We had to add muxes and new control signals after we thought we had a complete processor. We had to change a few things dealing with muxes and control signals when we went through and found errors during the testing process as well. As far as challenges we faced while actually connecting the processor: we really didn't have any; all of our errors were exposed during the testing process.


A schematic of our entire processor can be found in our attached zip file under the schematics folder. A screenshot of the file can be seen below. To actually be able to read the text, open the FullProcessor.pdf file from our schematics folder. Our schematic does not include a clock signal, as it would just clutter the diagram more than necessary.




4) Testing

(a) See test/asm/allinstructions.s and test/mifs/allinstructions.mif for the test that makes use of every single instruction. It is important to note that this test does not do anything important, or even interesting. The screenshots below only contain the register information of the end-result just for quick verification of accuracy. This does very little with memory and is thus not important to add a screenshot of the memory output.

MARS screenshot of allinstructions.s:




ModelSim screenshot of allinstructions.mif:



(b) See test/asm/bubblesort_if.s and test/mifs/bubblesort_if.mif for the code for this. The data (as shown below) is in the file test/mifs/bubblesort_data.mif. The way that we initialized memory was that the value at address 0 in dmem is the number of elements to be sorted, and then the following elements were the items to be sorted. Our data was initialized as follows:


The following screenshots depict the sorted memory after execution in both MARS and ModelSim. It is really only of use to view the memory after execution, to see that the data has been sorted correctly.

MARS screenshot of bubblesort_if.s:




Group 9: Arjay Vander Velden, Brian Reber, Scott Connell

ModelSim screenshot of bubblesort_if.mif (note that address 0 is merely the value of the number of elements, so that is not sorted):



(c) For the MergeSort algorithm, see test/asm/MergeSort.s, test/asm/merge.mif, and for the data initialization, we used the same file as the BubbleSort algorithm, test/mifs/bubblesort_data.mif. The data was initialized in the exact same way as for the BubbleSort algorithm, and even the same data was used. Attached are screenshots of both MARS and ModelSim, showing that the outputs are the same. These outputs will be the same as the outputs from the BubbleSort algorithm, they were just attained using a different algorithm.

MARS screenshot of MergeSort.s:



ModelSim screenshot of merge.mif (note again that address 0 is just the number of elements to be sorted):

