Pseudo Instructions in GNU ARM Assembler

Peng-Sheng Chen

Fall, 2019

NOP

- This pseudo op will always evaluate to a legal ARM instruction that does nothing.
- Currently it will evaluate to MOV r0, r0.

LDR <register>, =<exp>

- LDR <register>,=label
 - If you plan to reference labels in other sections of code
- LDR <register>,=constant
 - If expression evaluates to a numeric constant then a MOV or MVN instruction will be used in place of the LDR instruction, if the constant can be generated by either of these instructions. Otherwise the constant will be placed into the nearest literal pool (if it not already there) and a PC relative LDR instruction will be generated.

Example (1)

```
DATA section
/* ======== */
     data
/* --- variable a --- */
a:
     .word 1
     .word 2
/* --- variable b --- */
     .word 3
/* --- variable b --- */
     .space 8, 0
```

$$a = \begin{bmatrix} 1 & 2 \end{bmatrix}$$

$$b = \begin{bmatrix} 3 \end{bmatrix}$$

$$c = b \times a$$

$$c = \begin{bmatrix} ? & ? \end{bmatrix}$$

```
/*
       TEXT section
                                          Example (2)
/* ======== */
      .section .text
      .qlobal main
      .type main, %function
.matrix:
      .word a
      .word b
                            抓到a的address,放入r0
      .word c
main:
                                          抓到第一個a的值
      ldr r0, .matrix
      ldr r1, [r0], #4 /* r1 := mem32[r0]
                       /* r0 := r0 + 4
      ldr r2, [r0] —
                                       ▶抓到第二個a的值
      1dr r0, .matrix + 4
      1dr r3, [r0] /* r3 := mem32[r0] */
      ldr r4, .matrix + 8
      mul r5, r3, r1
      mul r6, r3, r2
      str r5, [r4], #4 /* mem32[r4] := r5 */
                        /* r4 := r4 + 4
      str r6, [r4]
       nop
```

```
/*
       TEXT section
                                        Example (3)
  .section .text
      .qlobal main
      .type main, %function
                           抓到a的address,放入r0
main:
                                         抓到第一個a的值
      1dr r0, =a
      ldr r1, [r0], #4
                      /* r1 := mem32[r0]
                      /* r0 := r0 + 4
                                      */
      ldr r2, [r0] -
                                      ▶抓到第二個a的值
      ldr r0, =b
                     /* r3 := mem32[r0] */
      ldr r3, [r0]
      ldr r4, =c
      mul r5, r3, r1
      mul r6, r3, r2
      str r5, [r4], #4 /* mem32[r4] := r5 */
                       /* r4 := r4 + 4
      str r6, [r4]
      nop
```

LDR <register>, =<exp>


```
1dr = 0 \times 12345678
```




```
ldr r0, [pc, #offset]
...
.word 0x12345678
```

Load an Address into Register

- ADR is a pseudo instruction
- Assembler will transfer pseudo instruction into a sequence of appropriate normal instructions
- Assembler will transfer ADR into a single ADD, or SUB instruction to load the address into a register.
- 只能使用於獲取同一個section內之label.




Data Processing Instruction Binary Encoding



ADR

ADR r5, table1 => ADD r5, pc, #0x18



如果超過範圍,則會產生下面的錯誤訊息

x.s: Assembler messages:

x.s:??: Error: invalid constant (xxxxx) after fixup

ADRL

- ADRL r5, table1 => 轉換成兩行ARM instructions
 - -解決8-bits範圍太小的問題
- The "adr" pseudo-instruction is always replaced by ONE real instruction.
- The "adrl" pseudo-instruction is always replaced by TWO real instructions.