n .a	7. CV-C4040G					1.5 GY:=G10.10G			
-	M - CY7C1049G					M - CY7C1049G			
Timing Reference	Explanation (CLK is $T = 5 \text{ ns}$)	Value	Requirement	Margin	Timing Reference	Explanation (CLK is $T = 5$ ns)	Value Req	uirement Ma	argin
tRC	This is the minimum length of time th	h 10 ns	10 ns	0 ns	tWC	This is the total width of the wavef	10 ns 10 n	s 0 n	ıs
tAA	This is the maximum amount of time	10 ns	10 ns	0 ns	tSD	This is the setup time the data need	1 5 ns 5 ns	5 n	ıs
tOHA	This is the minimum amount of time	t 0 ns	3 ns	3 ns	tHD	This is the hold time the data needs	s 0 ns 0 ns	0 n	ıs
					tSCE	CE is low to 0, so it is always activ	5 ns 7 ns	2 n	ıs
					tAW	This is the setup time the address n	5 ns 7 ns	2 n	ıs
					tHA	This is the hold time the address no	e 0 ns 0 ns	0 n	ıs
					tLZWE	This is the length of time after WE	0 ns 3 ns	3 n	ıs
					tHZWE	This is the length of time after WE	0 ns 5 ns	0 n	ıs
					tLZOE	This is the length of time after OE	5 ns 3 ns	2 n	ıs
Read to SRAM	Timing in ns				Write to SRAM	Timing in ns			
De-rating	3				De-rating	0			
CLK time to address	5				CLK time to address	5			
tSU	3.79				tSU	3.79			
tAA	10				tAW	7			
Total	21.79				Total	15.79			
Read Cycle FLA	ASH NOR - S29AL008J				Write Cycle FLA	ASH NOR - S29AL008J			
Timing Reference	Explanation (CLK is T = 5 ns)	Value	Requirement	Margin	Timing Reference	Explanation	Value Req	uirement Ma	argin
tRC	This is the minimum length of time th	h 70 ns	70 ns	0 ns	tWC	This is the total width of the wavef	70 ns 70 n	s 0 n	ıs
tACC	This is the setup time the address	70 ns	70 ns	0 ns	tAS	This is the minimum setup time the	e 0 ns 0 ns	0 n	ıs
tCE	This is the maximum length for chip		70 ns	0 ns	tAH	This is the minimum hold time the		s 0 n	ıs
tOE	This is the maximum length for outpu		30 ns	0 ns	tCH	This is the minimum hold time in C	0 ns 0 ns		
tDF	This is the maximum length for chip		16 ns	1 ns	tWP	This is the minimum Write Pulse V			.5 ns
tSR/W	This is the maximum length of latence		20 ns	5 ns	tWHWH1	This is the programming operation			
tOEH	This is the minimum length of output		0 ns	0 ns	tCS	This is the setup time for Chip Ena			
tOH	This is the minimum length of output		0 ns	0 ns	tWPH	This is the minimum Write Pulse V			5 ns
1011	This is the minimum length of output	0 110	0.115	O IID	tDS	This is the minimum data setup tim			
					tDH	This is the minimum data hold time			
					tBUSY	This is the maximum program/eras			
					tRB	This is the minimum recovery time			
					tVCS	This is the minimum VCC setup tin			
					tves	11113 13 the minimum vec setup th	30 11	5 11/2	11
Read to NOR Flash	Timing in ns				Write to NOR Flash	Timing in ns			
De-rating	3				De-rating	0			
CLK time to address					CLK time to address				
tSU	3.79				tSU	3.79			
tAA	70				tAH (tAW)	45			
Total	81.79				Total	53.79			
TOTAL	01./7				Total	33.17			
Vivado Timing I	Report								
Timing Reference	•	Hold Time	Pulse Width						
g .to.c.c.icc		0.201	4.5						