## Verilog basics

## Simple things

Operator

## **Coding examples**

```
Rule of thumb 1:
                          Multiple line comment
                                                                      Assignment
                                                                                          Variable type
                                                                                                wire
Definitions
input
                                                                   Rule of thumb 2:
                          something
output
                           something_reg
output reg
                                                                                                     Combinatorial (logic)
Combinatorial (logic)
inout
input [1:0]
                          data_bus
                                                                   always @ ( * )
                                                                   always @ ( some wire )
                                                                                                     Combinatorial (logic)
                                                                    always @ (posedge clock) Sequential (register)
Signal and wire declaration
                wire_name
                                HISE IN ASSIGN STATEMENT
wire [31:0] bus wire
                                                                   Combinatorial assignment
                                     USE IN ALWAYS BLOCK
                                                                   wire wire_name;
assign wire name = signal or value;
reg [31:0] bus_signal
reg [1:0] bus = 2'b01
                                       Initialized
                                                                                             OR
parameter WIDTH = 8:
                                                                   reg signal;
always @ ( * )
reg [WIDTH-1:0] my_bus;
                                                                                signal <= signal_or_value;
Arithmetic operators
             Addition
                                                                   Sequential assignment
              Multiplication
                                                                   reg signal;
always @(posedge clock)
             Divide
             Modulus
                                                                                if (reset)
             Power Operator
                                                                                             signal <= 0;
                                                                                             signal <= signal_or_value;
             Invert single bit or each bit vector
AND single bits or two bitvectors
OR two single bits or two bitvectors
                                                                   Conditional assignment
             XOR two single bits or two bitvect.
                                                                                (condition) ? input1 : input0;
Logical operators
             Inputs Equal
                                                                                             OR
             Inputs Not Equal
              Less-than
                                                                   always @ ( * ) / always @ (posedge clk)
             Less-than or Equal
                                                                      (conditi
    statement0;
else if (conditi)
                                                                                    (condition0)
             Greater-than
Greater-than or Equal
                                                                                   (condition1)
             Not True
                                                                               statement1;
             Both Inputs True
Either Input True
                                                                                statement2:
             Left shift
Right shift
                                                                                             OR
                                                                   always @ ( * ) / always @ (posedge clk)
Bit select, replicate, concatenate
                                                                                case (two_bit select)
and bit-reduction
                                                                                    2'b00 : statement0;
2'b01 : statement1;
\alpha[3:1] = b[2:0];
                         Select some bits
                                                                                    2'b10 : statement2;
2'b11 : statement3;
default: statement_def;
q = \{a, b, c\};
                          Concatenate a, b and c
q = \{3\{a\}\};

q = \{\{2\{a\}\}, b\};
                          Replicate a, 3 times
Replicate a, 5 times and
                                                                                endcase
                          concatenate to b
                          a[0] & a[1] & a[2]
a[0] | a[1] | a[2]
a[0] ^ a[1] ^ a[2]
                                                                   Example module declaration
                                                                   module something(
                            (this is parity)
                                                                       input
Shifting with bit select & concatenate
                                                                      input [7:0] bus_in, output [7:0] bus_out,
reg [7:0] shift_1, shift_r;
always @ (posedge clock)
    shift_1 <= {shift_1 [6:0] , ser_in_1};</pre>
                                                                   always @ (posedge clock)
always @ (posedge clock)
                                                                               bus_out <=0;
     shift_r <= {ser_in _r, shift [7:1]};
                                                                  bus_out <= bus_in;
endmodule</pre>
Variable value assignment
wire a;
wire [31:0] b;
                                                                   Example module instantiation
assign a= 1'b0
assign b= 32'b1
assign b= 32'b00001
assign b= 52
assign b= 32'd52
assign b= 32'hFF
assign b='hFF
                                        Decimal 1
                                       Decimal 1
Decimal 52
                                                                   wire clock, reset;
wire local_bus_in, local_bus_out;
                                       Decimal 52
                                       Decimal 255
                                                                     .clock (clock),
    //module port_name (local_name)
.reset (reset),
.bus_in (local_bus_in),
Multiple statements (begin - end)
Only one statement:
                                                                      .bus_out (local_bus_out)
if (reset)
             signal_1 <=value;
                                                                   Tri state output
                                                                   assign port =
Multiple statements:
                                                                                 (enable_signal) ? signal : 1'bz;
if (reset)
                                                                                Created by lazanyi@mit.bme.hu
            signal_1 <=value1;
signal_2 <=value1; //Executed parallel</pre>
        end
```

else

```
D Flip-flop
reg ff;
always @(posedge clk)
always e .r
if (reset)
    ff <= 1'b0;</pre>
           ff<= new_value;
Counter
reg [3:0] count;
always @(posedge clk)
if (reset)
            count <= 0;
else if (load)

count<= default_value;
else if (enable)
            count <= count + 1;
Serial in, serial out shifter
reg [3:0] shift;
wire ser_out, ser_in;
always @(posedge clk)
else if (clk_enable)
            shift<={shift[2:0], ser in};
assign ser_out = shift[3];
Parallel in, serial out shifter
            out;
always @(posedge clock)
if (reset)
          shift \leq 0:
snift <= 0;
else if (load)
    shift <= load_input[2:0];
else if (shift_enable)
    shift <= { shift[1:0] , 1'b0};</pre>
assign out = shift[2];
Multiplexer
reg [3:0]
                        output;
always @( * )
       case ( select)
2'b00: output = input1;
2'b01: output = input2;
2'b10: output = input3;
2'b11: output = input4;
default: output = input1; //security
       endcase
Decoder
req
wire
            [1:0] select;
wire enable;
always @( * )
   if (enable)
           case (sei
                       : output <= 4'b0001;
                        : output <= 4'b0010;
: output <= 4'b0100;
: output <= 4'b1000;
               2'h01
               2'b11
               default : output <= 4'b0000;
           endcase
   else
wire
            enable;
assign output = enable << (select);
State Machine
parameter state1 = 2'b01;
parameter state2 = 2'b10;
reg state = state1;
                                    //sync. reset
if (reset)
      state <= state1;
  case (state)
       else
                       state <= next_state1;</pre>
       state2 : if (condition)
                       state <= next_state1;
                      state <= next state2;
       default : state <= state1;
```

endcase