


10111



a. 001

```
module FSM001(input clk, input Resetn, input w, output out);
    reg[2:1]y, Y;
    parameter [2:1] A = 2'b00, B=2'b01, C=2'b10, D=2'b11;
    always @(w,y)
        case(y)
            A: if(w==0) Y=B;
               else Y=A;
            B: if(w==0) Y=C;
                else Y=A;
            C: if(w==1) Y=D;
                else Y=B;
            D: if(w==1) Y=A;
                else Y=B;
        endcase
    always @(posedge Clock)
        if(Resetn == 1) y <= A;</pre>
        else y <= Y;
    assign out = (y==D);
endmodule
```

b. 10111

```
module FSM10111(input clk, input Resetn, input w, output out);
   parameter [3:1] A = 3'b000, B=3'b001, C=3'b010, D=3'b011, E=3'b100, F=3'b101;
   always @(w,y)
       case(y)
          A: if(w==0) Y=A;
               else Y=B;
           B: if(w==0) Y=C;
               else Y=B;
           C: if(w==0) Y=A;
               else Y=D;
           D: if(w==0) Y=C;
               else Y=E;
           E: if(w==0) Y=C;
           F: if(w==0) Y=A;
               else Y=B;
   always @(posedge Clock)
       if(Resetn == 1) y <= A;</pre>
       else y <= Y;
   assign out = (y==F);
```

16 bit shift register

```
module shift16(R, L, w, Clock, Q);
     input [15:0] R;
     input L, w, Clock;
     output reg [15:0] Q;
     always(@posedge Clock)
           if(L)
                Q \leftarrow R;
           else
           begin
                Q[0] \leftarrow Q[1];
                Q[1] \leftarrow Q[2];
                Q[2] \leftarrow Q[3];
                Q[3] \leftarrow Q[4];
                Q[4] \leftarrow Q[5];
                Q[5] \leftarrow Q[6];
                Q[6] \leftarrow Q[7];
                Q[7] \leftarrow Q[8];
                Q[8] \leftarrow Q[9];
                Q[9] \leftarrow Q[10];
                Q[10] \leftarrow Q[11];
                Q[11] \leftarrow Q[12];
                Q[12] \leftarrow Q[13];
                Q[13] \leftarrow Q[14];
                Q[14] \leftarrow Q[15];
                Q[15] \leftarrow w;
           end
```

4 bit counter