

Zoxnoxious 3340 VCO

FEATURES

- Alfa Rpar AS3340 VCO
- Microcontroller interface via I2C and SPI
- DAC control for VCO parameters
- Switching controls for signal routing
- External signal inputs for modulation, routed via VCA
- Two VCO outputs with multiple levels to mix pulse, sawtooth, triangle waveforms
- Positive and negative sync with phase modulation
- Board identifier via ROM
- Eurorack power levels

APPLICATIONS

- Electronic music
- Hardcore techno
- Ambient electronica
- Beyond obnoxious noise
- Folding laundry or space

GENERAL DESCRIPTION

Built around an Alfa Rpar AS3340 VCO, the Zonxoxious 3340 provides a digital interface over Serial Peripheral Interface (SPI) and Inter-Integrated Circuit (I2C) for all control elements. A 2x20 header provides power, digital control, analog inputs, and analog outputs. The 2x20 header provides compatibility among Zoxnoxious devices.

VCO control signals are generated via an Analog Devices AD5328 12-bit DAC. Control signals include exponential frequency control (1 V/octave), linear frequency

control, pulse width, VCA levels for both external input modulation and triangle output, and sync phase are controlled by the DAC. Switched control elements interface with a On Semicon PCA9555 GPIO. Switched controls include external signal selection, routing the external signal to positive sync, negative sync, exponential frequency modulation, linear frequency modulation, output signals and levels.

A M24C02 ROM provides means to query and identify the Zoxnoxious 3340 over I2C.

A dedicated output pin for the pulse is provided. The is intended to be read back to a microcontroller to allow for tuning.

Functions controlled via 12-bit DAC over SPI:

- Exponential frequency @ 1V/oct
- Linear control voltage
- Pulse Width
- Sync phase
- External modulation attenuation
- Mix1 Triangle output level


Functions controlled via GPIO over I2C:

- External signal select from 8 inputs
- External signal to exponential frequency
- External signal to linear frequency
- External signal to pulse width
- Positive hard sync
- Negative hard sync
- Mix1 Comparator output on/off
- Mix1 Pulse output on/off
- Mix1 Saw output high/med/low/off
- Mix2 Pulse output on/off
- Mix2 Saw output on/off

FUNCTIONAL DIAGRAM

Zoxnoxious 3340 Block Diagram

An odd mixture of useful and questionably useful features on a single board. I2C is used for patch control / switching. A SPI DAC is used for control voltage signals.




SPECIFICATIONS

$V_{CC} +12V$, $V_{DD} +5V$, $V_{EE} -12V$		
Parameter	Typical	Units
Power		
V_{CC}	34	mA
V_{DD}	5	mA
V_{EE}	35	mA
Digital ¹		
Logic levels	5V logic	
I2C frequency	400	kHz
SPI frequency	12	MHz
GPIO Module Output Upper Level	5.6	V
GPIO Module Output Lower Level	0	V
Analog Input		
External Signal Recommended High Voltage	5.0	V
External Signal Recommended Low Voltage	-5.0	V
External Signal Input Impedance (selected)	20k	Ω
External Signal Input Impedance (unselected)	High	Ω
Analog Output		
Frequency	max / min	Hz
Mix1 Pulse	-1.9 – +1.9	V
Mix1 Saw High	-3.1 – +3.1	V
Mix1 Saw Medium	-2.1 – +2.1	V
Mix1 Saw Low	-1.0 – +1.0	V
Mix1 Triangle	-1.7 – +1.7	V
Mix1 Comparator	-2.0 – +2.0	V
Mix2 Pulse	0.0 – +3.1	V
Mix2 Saw	0.0 – +3.8	V
Mix1 Output Impedance	1k	Ω
Mix2 Output Impedance	1k	Ω

¹I2C: refer to PCA9555 and M24C02 specs for detailed info. SPI: refer to AD5328 spec for detailed info.

PIN CONFIGURATION AND DESCRIPTION



Pin	Mnemonic	Description
1	SPI_CLK	Serial (SPI) Clock for AD5328
2	SPI_MOSI	Serial (SPI) serial in for AD5328
3	SPI_MISO	Not used / no connect for Zoxnoxious 3340
4	GND	Ground
5	SPI_CS0	Active low chip select for AD5328
6	SPI_CS1	Not used / no connect for Zoxnoxious 3340
7	SDA1	I2C data for PCA9555 and M24C02
8	GND	Ground
9	SCL1	I2C clock for PCA9555 and M24C02
10	I2C_ADDR0	I2C address bit for PCA9555 and M24C02
11	I2C_ADDR1	I2C address bit for PCA9555 and M24C02
12	GND	Ground
13	I2C_ADDR2	I2C address bit for PCA9555 and M24C02
14	GPIO_MODULE_DRIVEN	Buffered AS3340 Pulse wave, diode clamped to V_{DD}
15	V_{DD}	+5V power
16	GND	Ground
17	V_{CC}	+12V power
18	GND	Ground
19	V_{EE}	-12V power
20	GND	Ground

21	CARD1_OUT1	Input signal selectable as a modulation source
22	CARD1_OUT2	Input signal selectable as a modulation source
23	CARD2_OUT1	Input signal selectable as a modulation source
24	GND	Ground
25	NC	no connect (signal not available as a modulation source)
26	CARD3_OUT1	Input signal selectable as a modulation source
27	NC	no connect (signal not available as a modulation source)
28	GND	Ground
29	CARD4_OUT1	Input signal selectable as a modulation source
30	NC	no connect (signal not available as a modulation source)
31	CARD5_OUT1	Input signal selectable as a modulation source
32	GND	Ground
33	NC	no connect (signal not available as a modulation source)
34	CARD6_OUT1	Input signal selectable as a modulation source
35	NC	no connect (signal not available as a modulation source)
36	GND	Ground
37	CARD7_OUT1	Input signal selectable as a modulation source
38	GND	Ground
39	THIS_OUT1	Output signal Mix1
40	THIS_OUT2	Output signal Mix2

THEORY OF OPERATION

I2C Addresses and SPI Chip Enable

Both I2C chips, the M24C02 and PCA9555, take the last 3 bits their I2C address from the J3 2x20 connection header. Provided cards are given unique addresses, this allows up to 8 instances of the same Zoxnoxious 3340 VCO card or other Zoxnoxious compatible cards to be used together. The I2C addresses for the M24C02 and PCA9555 are shown below based on J3 pins 13, 11, 10.

Pins 13, 11, 10	M24C02 Addr	PCA9555 Addr
000	0x50	0x20
001	0x51	0x21
010	0x52	0x22
011	0x53	0x23
100	0x54	0x24
101	0x55	0x25
110	0x56	0x26
111	0x57	0x27

Changing J3 pins 13, 11, or 10 during operation is undefined behavior.

ROM Query

The Zoxnoxious 3340 VCO can be identified by querying an 8-bit value at byte address zero on the M24C02 ROM. A factory value of “0x02” is set at byte address zero by Zoxnoxious elves. For normal operation the read of byte address zero is the only action ever required from the ROM. Refer to the M24C02 datasheet for I2c protocol.

Writes are disabled without a jumper. Jumpering J2 enables writes.

GPIO Setup and Operation

On startup, two I2C writes should be issued to configure outputs on both the PCA9555 ports.

```
Port 0 as output  <i2c addr> 0x06 0x00
Port 1 as output  <i2c addr> 0x07 0x00
```

Patch setup is then a matter of an I2C command based on the desired switching shown below.

Switch	Port	Bit(s)
Ext Mod to Linear Freq	Port 0	1XXXXXXX
Sync Positive Enable	Port 0	X1XXXXXX
Ext Mod to Exp Freq	Port 0	XX1XXXXX
Sync Negative Enable	Port 0	XXX1XXXX
LED (active low)	Port 0	XXXX1XXX
Card A Out1	Port 0	XXXXX000
Card A Out2	Port 0	XXXXX100
Card B Out1	Port 0	XXXXX010
Card C Out1	Port 0	XXXXX110
Card D Out1	Port 0	XXXXX001
Card E Out1	Port 0	XXXXX101
Card F Out1	Port 0	XXXXX011
Card G Out1	Port 0	XXXXX111
Ext Mod to PW	Port 1	1XXXXXXXX
Mix2 Pulse	Port 1	X1XXXXXXXX
Mix2 Saw	Port 1	XXX1XXXX
Mix1 Saw Off	Port 1	XXXX00XX
Mix1 Saw Low	Port 1	XXXX10XX
Mix1 Saw Medium	Port 1	XXXX01XX
Mix1 Saw High	Port 1	XXXX11XX
Mix1 Pulse	Port 1	XXXXXXXX1X
Mix1 Comparator	Port 1	XXXXXXXX1

Value “X” implies don’t care; in this instance the meaning should be “maintain state” with the previous value. Details on PCA9555 commands are available in the PCA9555 datasheet.

DAC Setup and Operation

The AD5328 enable is active low through SPI_CS0 chip select. SPI mode 1 is used for data transfer. On power up, two SPI writes should be issued to initialize the DAC. The first write is for a full reset of device, sending 0xF0 0x00 after the I2C address. A second I2C command to power on all DACs with 1x gain and use Vref is sent with a payload of 0x80 0x00.

Setting DAC lines on the AD5328 is two bytes of data with the upper four bits being the address of the DAC line and the lower 12 bits being the data bits to convert to analog.

Supporting DAC circuitry is designed around a 4 kHz sampling rate. A simple RC filter is used for low pass filtering DAC outputs with the approximate corner frequencies listed below.

Description	DAC Addr	Cutoff (Hz)
Exp Freq control	0x0	1300
Sync level	0x1	1600
Pulse Width	0x3	1060
Mix1 Triangle VCA	0x4	880
External mod amount	0x5	880
DAC test point	0x6	none
Linear Freq control	0x7	720

GPIO Module Output

The AS3340's pulse wave is buffered and clamped to 5.6V (VERIFY). The intent with this output is to allow a microcontroller to read the pulse wave for frequency counting or tuning. This may be best done in an offline tuning routine so that the pulse width can be set to a fixed 50% values.

EXTERNAL MODULATION

The Zoxnoxious bus provides thirteen signals from seven cards. The Zoxnoxious 3340 gives access to 8 of these signals, and of those 8 signals one may be selected as a modulation source via an I2C transaction to the GPIO. The modulation destinations can also be enabled/disabled via I2C transactions to the GPIO.

TEST POINTS

The following test points are available on the Zoxnoxious 3340 board:

Test Point	Description
TP1	3340 hard sync input
TP2	Saw from 3340
TP3	DAC test: DAC 0x6
TP4	External sig after VCA
TP5	External sig to comparator
TP6	High frequency tracking in

TUNING

As a reference, the CEM3340 datasheet provides info on tuning. The AS3340 does not provide tuning info. For the Zoxnoxious 3340, the steps are:

1. Adjust RV2 such that TP6 reads 0 Volts
2. Set exponential frequency control DAC to (VALUE 2VOLTS)
3. Note frequency
4. Set exponential frequency control DAC to (VALUE 3VOLTS)
5. Note frequency
6. Adjust RV1 towards 1 Volt per octave
7. Repeat DAC setting, adjusting RV1 to 1 Volt per octave
8. Increase frequency to UPPER FREQ
9. Note frequency
10. Set exponential frequency control DAC to (EVEN HIGHER)
11. Repeat DAC setting and adjust RV2 to achieve 1 Volt per octave

BOARD INFORMATION

dimensions, pic, layout