Question 1: (8 points)

Using 8-bit two's complement numbers add -5 with -2

Answer:

(2) 6000 0010

(3)

(4)

(7)

(8)

(7)

(8)

(8)

(1)

(1)

(2)

(2) (-2) 1111 1110 +(-5) 1111 1011

(-7) 1 1111 1001 : discard carry-out

Question 2: (4 points) Indicates if the the statements are true or false (T/F) Answer:

- a) The range of negative number (i.e., all possible negative numbers) is larger when using sign magnitude method for representing signed 32-bit numbers. (F)
- b) The range of negative number (i.e., all possible negative numbers) is larger when using 2's complement method for representing signed 32-bit numbers. (T)
- c) In both 2's complement and sign magnitude methods all negative numbers start with 1. (T)

Question 3: (4 points)

Mark the multiplications that can be performed correctly using logical left shift? Assume Z=00001111 in binary.

Answer: 00011(10 > This is much by 2

Shift left = mult by 2 a) Z x 9 Shifarighac divide by 2 b) Z x 16

- c) Z x 32
- d) Z x 64

Question 4: (4 points)

How much should you increment the PC after fetch stage in a processor with byte addressable main memory and width of each instruction is 16 bits? 2 by ks is 16 hits Tues Feb 13th slike G

Answer:

- a) 1
- b) 2
- c) 8
- d) 4

Question 5: (8 points)

Assume integer variables t1=5 and t2=2. Convert the following C code to MIPS assembly instructions without using multiplication instruction (i.e., mult). Register \$t1 and \$t2 already contain variable t1 and t2 respectively. All registers and variables to be 32 bits.

511 = Shift left 22 = * H t2=t1+4*t2Answer: sll \$t2, \$t2, 2 add \$t2, \$t2, \$t1

Question 6 (8 points)

Write down the content of memory and registers (in the box marked with "?") in decimal after all lines of the following assembly code executes. All numbers in the code are in decimal.

All registers and variables to be 32 bits.

		CPU
r0		Zero
r1	?	vo
r2	?	GO
r3	?	500

Memory			•	0+12024
Address	Data (8 bit)		\$r1,\$r0, 120 \$r2,\$r1, 1	Y1/2 Y2
		srl	\$r3,\$r2, 1	Y1/2 = Y2 Y2 = 60
60	500	311	****/** ** ** ** ** ** ** ** ** ** ** **	
50	54	sw	(\$r), 0(\$r3)	Y3=3
40	50	lw	\$r3, 0(\$r2)	120-3
30	? 120		ヘン	120-3
			-0(6) = 60 61 × 3	
0			6-443	

Λ

Answer:

R1=120 (r0 is 0)

R2=60 (right shift divides)

R3 = 30

Send R1=120 to Mem(30)

Send Mem (60)=500 to R3

Question 7: (4 points)

Which of the following memory technologies are non-volatile?

Answer:

a) DRAM

Solid state drive
Flash memory

These can retain data even when there is no


- d) SRAM
- e) Register
- TAEEPROM

Question 8: (6 points)

Select the correct C code option that will translate to the assembly code below. The operations (add vs subtract) with associated branch (if vs else) should be consistent between C and assembly code. Assume the variables are stored in different registers as the following: a = \$s3, b = \$s4, c = \$s0, d = \$s1, e = \$s1\$s2.

Assembly code:

Exit:



Question 9: (4 points)

Between NOR and NAND flash, which one is more suitable for storing program codes in embedded system? State two reasons.

Answer:

NOR. Fast random read, byte addressable or byte size read.


Check his

Question 10: (4 pt.) What is the total storage capacity in terms of bits of a memory with 8-bit addresses and addressability of 1 Byte?

Answer:

- a) 4096 bits
- b) 256 bits
- c) 2048 bits
- d) 512 bits





Question 11: (4 points) Which of the following is not true for volatile type qualifi

Answer:

- a) The value of volatile variable could be changed by external devices
- b) Should be used to represent registers of memory-mapped peripheral
- c) Compiler can optimize and remove volatile objects if there
- is no use in the code d) Indicates that an object's value is constant

Question 12: (4 points)

In memory map of SiFive Fe310 hardware, which memory technology is used for storing Stack, Heap, BSS, data segments during program execution?

Answer:

a) On chip peripherals



b) Off chip nonvolatile memory
c) On chip nonvolatile memory
d) On chip volatile memory

Question 13: (4 points)

Which of the following memories can be designed with transistors only?

Answer:


a. SRAM
b. DRAM
c. Hard-disk drive
d. Registers

()

more mechanical devices

Question 14: (4 points)


For the following assembly program, how many times the Addi instruction inside the loop (in blue) will execute? All instructions are based on 32-bit MIPS ISA. Content of \$r1 is initially 0. (a) \$ (+164) \$ \$\frac{1}{2} \frac{1}{2} \fra



Question 15: (6 points)

Let us assume that the following code is in the memory and ready for execution. The lines with func() inside main indicate function calls.

If the instruction register (IR) currently contains the first instruction of the func1() procedure, what would is content of return address register at this time?



Answer:

- a) Memory address of instruction for z++
- b) Memory address of instruction for x=x+2
- c) Memory address of instruction for y=y+3
- d) Memory address of instruction for func1() call inside main()

Question 16: (8 points)

For the C code presented below, indicate the section in memory layout each variable is stored or makes use of. Circle the correct option for each question. (BSS is Uninitialized Data Segment and Data is Initialized Data Segment).

```
int globB=0;
int main () {
 int varA:
 int varB=5;
 static int varC = 1:
char *varD;
 varD = (char*)malloc(8);
 varA = varC + varB;
 return varA;
Answer:
  a. int globB=0;
                              (Stack—Heap—BSS—Data)
  b. int varA;
                          (Stack—Heap—BSS—Data)
  c. in varB=5;
                           (Stack—Heap—BSS—Data)
  d. static int varC = 1;
                              (Stack—Heap—BSS—Data)
  e. char *varD;
                            (Stack—Heap—BSS—Data)
  f. varD = (char*)malloc(8);
                                (Stack—Heap—BSS—Data)
```

Question 17: (4 points)

At which stage of the instruction execution cycle, the opcode and operands are identified from the fetched instruction?

Answer:

- a) Fetch
- b) Decode
- c) Execute
- d) Write back

Question 18: (4 points)

Which are the possible reasons for choosing C language over Java for programming embedded hardware?

- a) Improved security against overflow attacks
- b) Simpler to write and easier to maintain
- c) Low memory requirement
- d) Faster code execution

use of pointers for low level womeny numerous

Question 19: (4 points)

What operation is always needed before storing (push operation) something to the stack?

c) Increasing the stack pointer value

d) Storing the return address to the stack pointer register

Question 20: (4 points)

For the following example of function call, the commented part of the code with # indicates the segments where certain registers must be stored/restored using the stack.

Write the names of the registers (consider only \$a0, \$a1, \$s0, \$s2) under each question mark that must be stored and restored in that region of the code.

