



austriamicrosystems AG

is now

ams AG

The technical content of this austriamicrosystems datasheet is still valid.

Contact information:

Headquarters:

ams AG
Tobelbaderstrasse 30
8141 Unterpremstaetten, Austria

Tel: +43 (0) 3136 500 0

e-Mail: ams_sales@ams.com



Please visit our website at www.ams.com



Product Specification, Confidential

AS3693A –16 Channel high precision LED driver for LCD Backlight

1 General Description

The AS3693A is a 16 channels high precision LED driver with build in PWM generators for building backlight panels in LCD-TV-sets.

External clock and synchronizing inputs allow the synchronization of the LCD backlight with the TV picture. Local dimming and scan dimming is supported by 16 independent PWM generators with programmable delay, period and duty cycle. Three free configurable dynamic power feedback circuits make the device usable for white LED as well as RGB backlights. Build in safety features include thermal shutdown as well as open and short LED detection. All circuit parameters are programmable via I2C or SPI interface.



- 16 Channel LED driver
- Output current 70mA (150mA) per channel
- Output voltage 0.4V to 50V
- Absolute current accuracy +/- 0.5%
- Output slew rate programmable
- Current programmable with external resistor
- Linear current control with 8 bit DAC
- Linear current control with external analog voltage
- Digital current control with 16 independent PWM generators



- Free programmable 12 bit resolution (period, high time and delay)
- Overvoltage detection (short LED)
- Undervoltage detection (open LED)
- Temperature shutdown
- Fault interrupt output
- H-Sync, V-Sync inputs to synchronize with TVset
- Internal or external PWM clock
- I2C interface
- SPI interface
- 5 bit device address (sets device address and interface mode)
- Automatic supply regulation feedback
- Each output can be assigned to red, green or blue feedback.
- Package QFN48 6x6mm, 0.4mm pitch, QFN48 7x7mm, 0.5mm pitch

3 Applications

LED backlighting for LCD – TV sets and monitors

4 Block Diagram




Table of Contents

1	Gen	neral Description	. 1
2	Key	Features	. 1
3	App	lications	. 1
4	Bloc	ck Diagram	. 2
5	Cha	aracteristics	. 4
į	5.1	Absolute Maximum Ratings	. 4
į	5.2	Operating Conditions	. 5
į	5.3	Electrical Characteristics	. 5
6	Typi	ical Operation Characteristics	. 7
(6.1	Output current vs Output Voltage	. 7
(6.2	Vsupply vs VREG and V2.5 at startup	. 7
(6.3	9us Ślew Rate	
(6.4	Supply Regulation	. 8
7	Bloc	ck Description	
-	7.1	Feedback Circuit	
	7.1.	1 Feedback Selection	10
	7.1.		
-	7.2	Curreg 1-16	
-	7.3	PWM – modes	13
	7.3.		13
	7.3.	2 ASYNC – mode (PWM MODE = 01)	14
	7.3.		
-	7.4	PWM – high time, period and delay registers	
-	7.5	Shunt Regulator	17
	7.5.		17
-	7.6	Over temperature control	17
-	7.7	Device address setup	
	7.7.	1 I2C Device Address setup	18
	7.7.		18
-	7.8	Digital interface	
	7.8.	1 I2C interface	19
	7.8.	2 SPI interface	21
8	Reg	gister map	23
9	Pinc	out and Packaging	26
(9.1	Pinout	26
(9.2	Package drawing QFN48, 6x6mm, 0.4mm pitch	
(9.3	Package drawing QFN48, 7x7mm, 0.5mm pitch	31
	9.4	Package Drawing MLF48	34
		ering Information	38
Со	pyrigh	nt	39
		ner	39
Со	ntact	Information	39

5 Characteristics

5.1 Absolute Maximum Ratings

Stresses beyond those listed in Table 1 may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated in Section 5 Electrical Characteristics is not implied.

Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 1 - Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Unit	Note
VDDMAX	Supply for LED's	-0.3	>50	V	See notes ¹
VINVREG	VREG supply voltage	-0.3	7.0	V	Applicable for pin VREG
INVREG	Maximum Vreg current		100	mA	Maximum Current flowing into Vreg
VIN2.5V	2.5 V Pins	-0.3	V2_5+0.3V	٧	Applicable for 2.5V pins ⁴
VIN5V	5V Pins	-0.3	VREG+ 0.3V	V	Applicable for 5V pins ²
VIN50V	50V Pins	-0.3	55	V	Applicable for CURR1, CURR2, CURR3 up to CURR16
lin	Input Pin Current	-25	+25	mA	At 25°C, Norm: Jedec 17
Tstrg	Storage Temperature Range	-55	150	°C	
	Humidity	5	85	%	Non condensing
VESD	Electrostatic Discharge on Pins Curr1 – Curr16	-4000	4000	V	Norm: MIL 883 E Method 3015
VESD	Electrostatic Discharge on all Pins	-2000	2000	٧	Norm: MIL 883 E Method 3015
PT	PT Total Power Dissipation		3.8W	W	At T At Ta = 25°C, no airflow for QFN48 6x6mm on two layer FR4-Cu PCB ³
PDERATE	PT Derating Factor	G	40	mW/ °C	See notes ³
TBODY	Body Temperature during Soldering		260	°C	according to IPC/JEDEC J-STD- 020C

Notes:

^{1,} As the AS3693A is not directly connected to this supply. Only the parameters V_{IN5V} and V_{IN5V} have to be guaranteed by the application

^{2,} All pins except CURR1 to CURR16 and 2.5V

^{3,} Copper area > 9 cm², thermal vias

^{4, 2.5}V Pins are Fault, SDO, ADDR1 and ADDR2

5.2 Operating Conditions

Table 2 - Operating Conditions

Symbol	Parameter	Min	Тур	Max	Unit	Note
VDD	Main Supply			Not Limited	>	Supply is not directly connected to the AS3693A – see section 'Shunt Regulator'
VDDTOL	Main Supply Voltage Tolerance	-20		+20	%	Applies only for supply VREG is connected via Rvdd
VREGINT	Supply (shunt regulated by AS3693A)	5.0	5.2	5.4	>	If internally (shunt-)regulated by ZD1
VREGEXT		3.3	4.5	4.9	V	If externally supplied
Тамв	Ambient Temperature	-20	25	85	°C	
VUVL	Under voltage lockout voltage	2.6	2.8	3.0	٧	If Vreg < UVUL current sources are turned off
						(Addr 0x01, Addr 0x02 = 0x00)
IVREG	Supply Current (Chip current consumption)			20	mA	Excluding current through shunt regulator (ZD1) – see section 'Shunt Regulator'. Note: Take care of the Power dissipation of the external Resistor.
IVREG_M AX	Maximum Supply current		P	30	mA	Maximum Current Into VREG – PIN (Supply current + shunt regulator current).
IVDEC						Condition: externally supplied
IVREG EXT_OFF		6		350	uA	Curr_reg1-16 off (register 01h = 00h, register 02h = 00h)

5.3 Electrical Characteristics

Table 3 - Analog Electrical Characteristics

Symbol	Parameter	Min	Тур	Max	Unit	Note
Vaunn	Current Source CURR1 to	0.41		50.0	V	at 70mA
VCURR	CURR16 Voltage Compliance	0.9		50	V	at 150mA
Icurr	Current Source Range	0		150 ⁽³⁾	mA	ICURRx = 250mV / Rix (x=116)
	* ()					Using 250mV reference
		-0.5		+0.5	%	@25C T _{JUNCTION} , excluding variation of external resistors
	Current Source Tolerance					Using 250mV reference
ICURR, TOL		-1.5		+1.5	%	-20 °C to +100 °C ⁽¹⁾ T _{JUNCTION} , -20 °C to +85 °C T _{AMB} , excluding variation of external resistors; V(CURRx) <= 4.0V
						Using DAC reference
		-1.6		+1.6	%	VDAC =250mV (Data = 0x80)
				11.0	70	@25C T _{JUNCTION} , excluding variation of external resistors
DAC_INL	DAC INL	-4		+4	LSB	DAC integral nonlinearity
Vc	Automatic Supply Regulation trip point	0.5		1	V	See section 'Feedback Circuit (DCDC_Regulation_Trip_Point)'.

Symbol	Parameter	Min	Тур	Max	Unit	Note
Vc,gain	Automatic Supply Regulation gain		2.0			Voltage to current ratio; output current range typ. 0 to 200uA
Тоутемр	Over temperature Limit		140	150	°C	Maximum junction temperature ⁽²⁾
Thyst	Thyst Over temperature hysteresis		10		°C	
CLK	Internal Clock for PWM	400	500	600	KHz	Clock for internal PWM generation

Notes:

- 1, Accuracy at +100 °C guaranteed by design and verified by laboratory characterization
- 2, If the temperature exceeds the over temperature limit, the PWM will be turned off. If the temperature decreases, the PWM is activated again. The register settings are not reset.
- 3, To obtain higher currents use more than one current sink in parallel or use AS3693B (external transistors)

Table 4 – Digital Input pins characteristics (SDI,VSYNC,HSYNC,SCL,CS)


Symbol	Parameter	Min	Тур	Max	Unit	Note
VIH	High Level Input voltage	1.3		VREG	V	
VIL	Low Level Input voltage	-0.3		0.4	٧	
f_scl	Maximum SCL Frequency			10	MHz	, 7
f_HSYNC	Maximum HSYNC Frequency			10	MHz	Output driver is slew rate limited (Register: Curreg_Control 0x0D)
ts_VH	Vsync setup time before rising edge of Hsync			X	ns	SYNC-mode: PWM values are updated with first rising edge of Hsync while Vsync = 1 (see 7.3.1.1)
th_VH	Vsync hold time after rising edge of Hsync	15			ns	
ts_SCISCL	Setup time SDI,SCL	15			ns	SPI interface mode
th_SCLSCI	Hold time SCL,SDI	15			ns	SPI interface mode
ts_CSSCL	Setup time CS,SCL	15			ns	SPI interface mode
th_SCLCS	Hold time SCL, CS	15			ns	SPI interface mode
tBUF	Bus free time between Stop and Start conditions	1.3			us	I2C interface mode
Tsetupstart	Setup time for repeated Start condition	100			ns	I2C interface mode
Tholdstart	Hold time for repeated Start condition	160			ns	I2C interface mode
Tsetupstop	Setup time for Stop condition	160			ns	I2C interface mode

Table 5 – Digital output pins characteristics (SDO)


Symbol	Parameter	Min	Тур	Max	Unit	Note
Vон	High Level Output voltage	2.4		2.5	V	
Vol	Low Level Output voltage	-0.3		0.4	V	

6 Typical Operation Characteristics


6.1 Output current vs Output Voltage




6.2 Vsupply vs VREG and V2.5 at startup



6.3 9us Slew Rate



6.4 Supply Regulation



Channel 1 = DCDC VOUT (30V)

Channel 2 = Voltage on RES Pin Channel 3 = Voltage on Curr Pin

7 Block Description

7.1 Feedback Circuit

The AS3693A supports a flexible feedback selection for external DCDC – supplies. Beside the default setup for RGGB lighting, each channel can be assigned to an external DCDC feedback loop. This feedback circuit is important to reduce power dissipation of the device.

Table 6 - Feedback Control

Addr: 04h		Feedback control						
		Enables ar	nd Disables	the Different Feedback modes				
Bit	Bit Name	Default	Access	Description				
0	Feedback on	0	R/W	1 = Feedback circuit is active 0 = The entire feedback loop is disabled				
1	Feedback on PWM	0	R/W	The feedback regulator is only active, if PWM = 1				
2	Open_Led_Det_on	0	R/W	Enables open led detection comparators 0 = Open Led Detection disabled 1 = Open Led Detection enabled. Level: Ucurrx = 10				
3	Short_det_on	0	R/W	Enables short detection 0 = Short detection off 1 = Sort Detection on				
4	Short Led Detect Voltage(VSL)		R/W	Short led detection trip voltage (debounced 3mS) 00 = 2V 01 = 3V				
7:6	DCDC_regulation_trip Point (VC)	00	R/W	Trip point voltage of the DCDC-feedback regulation circuit. (NOTE: This value has to be adjusted if analoselect bit is changed.) 00 = 0.5V (Note use for Currents up to 70 mA) 01 = 0.6V (Note use for Currents up to 80 mA) 10 = 0.8V (Note use for Currents up to 110 mA)				
		0		11 = 1.0V (Note use for Currents up to 150 mA)				
			G	11 = 1.0V (Note use for Currents up to 150 mA)				

9 - 39

7.1.1 Feedback Selection

In the AS3693A, each led – string feedback can be assigned to the specific led-supply, to minimize the power consumption in the system. It can be chosen in between FBR, FBG and FBB.




Table 7 – Feedback Selection

Addr	: 05h,06h,07h,08h	Feedback Select 1-4					
, ,- ,-		This register controls the Feedback of the Automatic feedback loop					
Bit Name		Default	Access	Description			
1:0	FB1_Select FB5_Select FB9_Select FB13_Select	00	R/W	Selects the feedback of the voltage regulators 00= regulator on FBR 01= regulator on FBG 10= regulator on FBB 11= regulator not connected to FB			
3:2	FB2_Select FB6_Select FB10_Select FB14_Select	00	R/W	Selects the feedback of the voltage regulators 00= regulator on FBR 01= regulator on FBG 10= regulator on FBB 11= regulator not connected to FB			
5:4	FB3_Select FB7_Select FB11_Select FB15_Select	00	R/W	Selects the feedback of the voltage regulators 00= regulator on FBR 01= regulator on FBG 10= regulator on FBB 11= regulator not connected to FB			
7:6	FB4_Select FB8_Select FB12_Select FB16_Select	00	R/W	Selects the feedback of the voltage regulators 00= regulator on FBR 01= regulator on FBG 10= regulator on FBB 11= regulator not connected to FB			

7.1.2 Voltage fault registers

In this registers an open or short led fault can be detected. If an open or short led error occurs, pin fault is pulled to 0 (3 ms debounced).

Remark: At 100% PWM duty cycle, short led fault detection is not available. Please set PWM to 99% duty cycle. Open led fault detection is available at 100% PWM duty cycle.

Table 8 - Fault Registers

Addr: (Addr: 09h-0ch		Voltage Fault 1,2,3,4					
		This register shows a fault on any led string						
Bit	Bit Name	Default	Access	Description				
1:0	Fault_Reg 1 Fault_Reg 5 Fault_Reg 9 Fault_Reg 13	00	R	Shows a error on any led string 00 = no fault 01 = open led 10 = short led				
3:2	Fault_Reg 2 Fault_Reg 6 Fault_Reg 10 Fault_Reg 14	00	R	Shows a error on any led string 00 = no fault 01 = open led 10 = short led				
5:4	Fault_Reg 3 Fault_Reg 7 Fault_Reg 11 Fault_Reg 15	00	R	Shows a error on any led string 00 = no fault 01 = open led 10 = short led				
7:6	Fault_Reg 4 Fault_Reg 8 Fault_Reg 12 Fault_Reg 16	00	R	Shows a error on any Led string 00 = no Fault 01 = open Led 10 = short Led				

7.2 Curreg 1-16

Each current source can be turned on and off separately.

Table 9 -Reg. Control 1

Addr: (01h	Reg. Control1				
		This register enables or disables the curreg 1 - 8				
Bit	Bit Name	Default	Access	Description		
7:0	Curreg 1-8_ON	00000000	R/W	Enables or disables the current regulators 0 = regulator off 1 = regulator on		

Table 10- Reg.Control 2

Addr: 02h		Reg. Control2				
		This Register enables or disables the curreg 9-16				
Bit	Bit Name	Default	Access	Description		
7:0	Curreg 9 -16_ON	00000000	R/W	Enables or disables the current regulators 0 = regulator off 1 = regulator on		

Table 11 -CURREG_CONTROL

Addr:	Addr: 0dh		Curreg Control			
		Controls Rise, Fall times and References of the Curreg.				
Bit	Bit Name	Default Access Description				
1:0	Analog Ref Select	00	R/W	Voltage reference for the current regulators can be chosen with these options. 00 = 250mV reference 01 = external reference 10 = DAC reference 11 = do not use		
3:2	SLEW_RATE_CONT ROL	00	R/W	SLEW – RATE – Control. Adjusts the rise and fall time of the current switching 00 = typ. 9us 01 = typ. 6us 10 = typ. 3us 11 = typ. 1us		
5:4	PWM_LOW_LEVEL	00	R/W	Note: Test bits for internal use only		
7	boost mode	0	R/W	Gives +30% current. only available in internal reference mode.		




Table 12 - Ref_DAC_Voltage

Addr:	Addr: 0eh		Ref_DAC_Voltage				
		The Regulation Voltage can be chosen in this register					
Bit Name		Default	Access	Description			
70	Ref_DAC_Voltage	00	R/W	Reference voltage for current regulators. (Note: If Analog Ref Select = 10, the regulation voltage can be adjusted here. 000000000 = 0mV 00000001 011111111 = 250 mV 11111111 = 500mV			

7.3 PWM - modes


Table 14- PWM CONTROL

Addr:	Addr: 0fh		PWM_CONTROL				
		Controls th	Controls the different PWM modes and Internal or external PWM				
Bit	Bit Name	Default	Access	Description			
1:0	PWM_MODE	01	R/W	00 Sync mode 01 Async - mode 10 Sigma – delta mode 11 not used NOTE: Sync and sigma – delta mode can only be used with PWM INT = 0.			
2	PWM INT/EXT	1	R/W	O PWM generator uses external H and Vsync clock PWM generator uses internal 500kHz clock.			
3	VSYNC_INVERT	0	R/W	0 VSYNC active high (PWM triggers on rising edge) 1 VSYNC active low (PWM triggers on falling edge)			


Note: If Vsync or Hsync is not used, connect it to GND.

7.3.1 SYNC mode (PWM_MODE = 00)


In this mode the PWM is synchronized with VSYNC and HSYNC.




Setup options: Delay (N) = registers 0h32 to 0h51 High Time (M) = registers 0h12 to 0h31 PWM Period (P) = register 0h10




7.3.1.1 SYNC - mode PWM - generator update cycle.






7.3.2 ASYNC - mode (PWM_MODE = 01)

This PWM is synchronized with Hsync or internal 500KHz clock. The registers are updated with each serial data.



High time (M) = registers 0h12 to 0h 31 PWM period (P) = register 0h10




7.3.3 SIGMA DELTA - mode (PWM MODE = 10)

This PWM is synchronized with Hsync or internal 500KHz clock



Setup options:

Increment (M) = registers 0h12 to 0h 31 Counter size (P) = register 0h10



7.4 PWM – high time, period and delay registers

Table 15 - Curreg1-16 DELAY LSB

Table 10 - Garley 1-10_BEEAT_EGB						
Addr: 32h – 50h		CURREGX_DELAY_LSB				
		Defines delay of the different PWM's				
Bit	Bit Name	Default	Access	Description		
7:0	CurregX_DELAY_LS B	00000000	R/W	Defines the delay time of the PWM		

Table 16 - Curreg1-16_DELAY_MSB

Addr: 32h-51h		CURREG	X_DELAY	_LSB
		Defines de	lay of the d	lifferent PWM's
Bit	Bit Name	Default	Access	Description
3:0	CurregX_DELAY_MS B	0000	R/W	Defines the delay time of the PWM

Table 17- PWM_PERIOD_LSB

Addr: 10h		PWM - Period - LSB			
		Defines PWM – Periode			
Bit	Bit Name	Default Access Description			
7:0	PWM_PERIOD_LSB	11111111	R/W	Defines the period of the PWM	

Table 18- PWM_PERIOD_MSB

Addr:	11h	PWM – Period – MSB				
Defines PWM – Periode			de			
Bit	Bit Name	Default	Access	Description		
3:0	PWM_PERIOD_MSB	0000	R/W	Defines the period of the PWM		

Table 19- Curreg1-16_HT_LSB

Addr: 12h-30h		CURREGX_HT_LSB				
		Defines High Time of PWM				
Bit	Bit Bit Name		Access	Description		
7:0	Curreg1_HT_LSB	0	R/W	Defines PWM high time		

Table 20- Curreg1-16_HT_MSB

Addr: 13h-31h		CURREGX_HT_MSB				
		Defines High Time of PWM				
Bit	Bit Name	Default	Access	Description		
3:0		Ì		Defines PWM high time		

7.5 Shunt Regulator

The supply of the AS3693A is generated from the high voltage supply. To obtain a 5V regulated supply, a series resistor Rvdd is used together with an internal zener diode (ZD1). An external capacitor Cvdd is used to filter the supply on the pin VREG.

The external resistor Rvdd has to be choosen according to the following formula:

$$Rvdd = \frac{VDD_{MIN} - 5,4V}{20mA}$$


VDD_{MIN} is the minimum voltage of the supply, where Rvdd is connected

This ensures enough supply current (IVREGMAX) for the AS3693A under minimum supply voltage VDDMIN.

If a stable 5V supply within the operating conditions limits of VREGEXT is already existing in the system it is possible to supply the AS3693A directly. In this case remove the resistor Rvdd and connected this supply directly to VREG.

7.5.1 Undervoltage lockout

The undervoltage lockout is an additional safety feature to prevent LED-current under abnormal Vreg conditions. If the supply voltage Vreg is below 2.8V (e.g. device is supplied only by the voltage of the serial interface) the device gets a reset.



7.6 Over temperature control

Table 14- Overtemp Control

Addr:5	Addr:55h		Over temperature Control			
		Controls the temperature functions				
Bit	Bit Name	Default Acces		Description		
0	overtemp_on	1	R/W	Enables the over temperature protection 0 = Protection off 1 = Protection on		
1	ov_temp	0	R/W	Displays temperature status 0 = Normal operation 1 = Over temperature shutdown		

7.7 Device address setup

The I2C and SPI – Device address can be set via PIN ADDR1 and ADDR2. The AS3693A offers 31 I2C or 32 SPI addresses, which can be set via external resistor. ADDR2 bit 2 decides if I2C or SPI interface is used.




Table 13- Device Address

Device	Device Adress Setup:		I2C ADDRESS				
		I2C ADDRESS Options					
Bit	Bit Name	Default	Access	Description			
2:0	Device ADDR1	000	R	Lower 3 bits of device address 000 open Note: don't use address 00h 001 $320k\Omega$ 010 $160k\Omega$ 011 $80k\Omega$ 100 $40k\Omega$ 101 $20k\Omega$ 111 $10k\Omega$ 111 $10k\Omega$			
5:3	Device ADDR2	000	R	Upper 3 bits of device address 000 open Note: activates I2C - mode 001 320k Ω Note: activates I2C - mode 010 160k Ω Note: activates I2C - mode 011 80k Ω Note: activates I2C - mode 100 40k Ω Note: activates SPI - mode 101 20k Ω Note: activates SPI - mode 110 10k Ω Note: activates SPI - mode 111 10 Ω Note: activates SPI - mode 111 0 Ω Note: activates SPI - mode			

7.7.1 I2C Device Address setup

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
0	0 (ADDR2<2>)	ADDR2<1>	ADDR2<0>	ADDR1<2>	ADDR1<1>	ADDR1<0>	R/W

7.7.2 SPI Device Address setup

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
0	0	1 (ADDR2<2>)	ADDR2<1>	ADDR2<0>	ADDR1<2>	ADDR1<1>	ADDR1<0>

7.8 Digital interface

The AS3693A can be controlled with two types of interfaces.

7.8.1 I2C interface

7.8.1.1 Feature List


Fast-mode capability (max. SCL-frequency is 400 kHz)
 Write formats: Single-Byte-Write, Page-Write

Read formats: Current-Address-Read, Random-Read, Sequential-Read

SDA input delay and SCL spike filtering by integrated RC-components


7.8.1.2 Transfer Formats

Figure $1 - {}^{2}C$ Byte-Write:



S START condition after STOP
Sr repeated START
device address for write
DR device address for read
WA word address
A acknowledge
N no acknowledge
P stop condition
white field slave as transmitter
WA++ increment word address internally

Figure $2 - l^2C$ Page-Write:




Byte-Write and Page-Write are used to write data to the slave.

The transmission begins with the START condition, which is generated by the master when the bus is in IDLE state (the bus is free). The device-write address is followed by the word address. After the word address any number of data bytes can be send to the slave. The word address is incremented internally, in order to write subsequent data bytes on subsequent address locations.

For reading data from the slave device, the master has to change the transfer direction. This can be done either with a repeated START condition followed by the device-read address, or simply with a new transmission START followed by the device-read address, when the bus is in IDLE state. The device-read address is always followed by the 1st register byte transmitted from the slave. In Read-Mode any number of subsequent register bytes can be read from the slave. The word address is incremented internally.

The diagrams below show various read formats available:

Figure $3 - {}^{\beta}C$ Random-Read:




Random-Read and Sequential-Read are combined formats. The repeated START condition is used to change the direction after the data transfer from the master.

The word address transfer is initiated with a START condition issued by the master while the bus is idle. The START condition is followed by the device-write address and the word address.

In order to change the data direction a repeated START condition is issued on the 1st SCL pulse after the acknowledge bit of the word address transfer. After the reception of the device-read address, the slave becomes

the transmitter. In this state the slave transmits register data located by the previous received word address vector. The master responds to the data byte with a not-acknowledge, and issues a STOP condition on the bus.

Figure $4 - l^2C$ Sequential-Read:




Sequential-Read is the extended form of Random-Read, as more than one register-data bytes are transferred subsequently. In difference to the Random-Read, for a sequential read the transferred register-data bytes are responded by an acknowledge from the master. The number of data bytes transferred in one sequence is unlimited (consider the behavior of the word-address counter). To terminate the transmission the master has to send a not-acknowledge following the last data byte and generate the STOP condition subsequently.

Figure $5 - l^2C$ Current-Address-Read:



To keep the access time as small as possible, this format allows a read access without the word address transfer in advance to the data transfer. The bus is idle and the master issues a START condition followed by the Device-Read address. Analogous to Random-Read, a single byte transfer is terminated with a not-acknowledge after the 1st register byte. Analogous to Sequential-Read an unlimited number of data bytes can be transferred, where the data bytes has to be responded with an acknowledge from the master. For termination of the transmission the master sends a not-acknowledge following the last data byte and a subsequent STOP condition.


7.8.2 SPI interface




SPI Mode – Digital Interface Pins:

CS(N)	Chip Select input
SDO	Serial Data output
SDI	Serial Data input
SCL	Serial Clock input
VSYNC	Video Sync signal input
HSYNC	Video Sync signal input
ADDR1	Device Address pins (can be
ADDR2	set via resistor).


7.8.2.1 Read Sequence




7.8.2.2 Page Read Sequence



7.8.2.3 Write Sequence



7.8.2.4 Page Write Sequence



8 Register map

Name	Addr	Def ault	B7	b6	b5	B4	b3	b2	b1	b0
Reg. Control1	01h	00h	Curreg 8_ON	Curreg7 _ON	Curreg6 _ON	Curreg5 _ON	Curreg4 _ON	Curreg 3_ON	Curreg 2_ON	Curreg1 _ON
Reg Control 2	02h	00h	Curreg 16_ON	Curreg1 5_ON	Curreg1 4_ON	Curreg1 3_ON	Curreg1 2_ON	Curreg 11_ON	Curreg 10_ON	Curreg9 _ON
Feedback Control	04h	00h		REGULATI P_POINT		ed Detect age	SHORT _DET_ ON	OPEN_ LED _DET _ON	Feedba ck_on_ PWM	FEEDB ACK_O N
Fedback Select 1	05h	00h	FB4_	Select	FB3_	Select	FB2_	Select	FB1_	Select
Fedback Select 2	06h	00h	FB8_	Select	FB7_	Select	FB6_	Select	FB5_	Select
Fedback Select 3	07h	00h	FB12_	Select	FB11_	Select	FB10_	Select	FB9_	Select
Fedback Select 4	08h	00h	FB16_	Select	FB15_	Select	FB14_	Select	FB13_	Select
Voltage_Fault 1	09h	00h	Fault	_Reg4	Fault_	Reg3	Fault_	Reg2	Fault_	Reg1
Voltage_Fault 2	0Ah	00h	Fault	_Reg8	Fault_	Reg7	Fault_	Reg6	Fault_	_Reg5
Voltage_Fault 3	0Bh	00h	Fault_	Reg12	Fault_	Reg11	Fault_	Reg10	Fault_	Reg9
Voltage_Fault 4	0Ch	00h	Fault_	Reg16	Fault_	Reg15	Fault_	Reg14	Fault_	Reg13
CURREG_CONTR OL	0Dh	00h	boost mode	switch_ output_ driver	PWM_LC	DW_LEVE	RC_	SEL	Sele	ct Ref
Ref_DAC_Voltage	0Eh	00h				Vref_	DAC			
PWM -CONTROL	0Fh	04h					VSYNC _INVER T	PWM- INT/EX T	PWM -	MODE
PWM- PERIOD_LSB	10h	FFh	0			PWM –PEI	RIOD - LSB			
PWM-PERIOD- MSB	11h	00h						PWM – pe	riod - MSB	
Curreg1_HT_LSB	12h	00h				Curreg1_	_HT_LSB			
Curreg1_HT_MSB	13h	00h						Curreg1_	HT_MSB	
Curreg2_HT_LSB	14h	00h		-		Curreg2_	_HT_LSB			
Curreg2_HT_MSB	15h	00h						Curreg2_	HT_MSB	
Curreg3_HT_LSB	16h	00h				Curreg3_	_HT_LSB			
Curreg3_HT_MSB	17h	00h						Curreg3_	HT_ MSB	
Curreg4_HT_LSB	18h	00h				Curreg4_	_HT_LSB			
Curreg4_HT_MSB	19h	00h						Curreg4_	HT_ MSB	
Curreg5_HT_LSB	1Ah	00h				Curreg5_	_HT_LSB			
Curreg5_HT_MSB	1Bh	00h						Curreg5_	HT_ MSB	
Curreg6_HT_LSB	1Ch	00h				Curreg6	_HT_LSB			
Curreg6_HT_MSB	1Dh	00h						Curreg6_	HT_ MSB	
Curreg7_HT_LSB	1Eh	00h				Curreg7	_HT_LSB			
Curreg7_HT_MSB	1Fh	00h						Curreg7_	HT_ MSB	
Curreg8_HT_LSB	20h	00h				Curreg8_	HT_LSB			
Curreg8_HT_MSB	21h	00h						Curreg8_	HT_ MSB	

Name	Addr	Def ault	B7	b6	b5	B4	b3	b2	b1	b0
Curreg9_HT_LSB	22h	00h		•	•	Curreg9_	HT_LSB	•		
Curreg9_HT_MSB	23h	00h						Curreg9_	HT_ MSB	
Curreg10_HT_LSB	24h	00h				Curreg10	_HT_LSB			
Curreg10_HT_MSB	25h	00h						Curreg10_	HT_ MSB	
Curreg11_HT_LSB	26h	00h				Curreg11	_HT_LSB			
Curreg11_HT_MSB	27h	00h						Curreg11_	HT_ MSB	
Curreg12_HT_LSB	28h	00h				Curreg12	HT_LSB			
Curreg12_HT_MSB	29h	00h						Curreg12_	_HT_MSB	
Curreg13_HT_LSB	2Ah	00h				Curreg13	_HT_LSB			
Curreg13_HT_MSB	2Bh	00h						Curreg13_	_HT_MSB	
Curreg14_HT_LSB	2Ch	00h				Curreg14	_HT_LSB			
Curreg14_HT_MSB	2Dh	00h						Curreg14_	HT_MSB	
Curreg15_HT_LSB	2Eh	00h				Curreg15	_HT_LSB			
Curreg15_HT_MSB	2Fh	00h						Curreg15_	_HT_MSB	
Curreg16_HT_LSB	30h	00h				Curreg16	_HT_LSB	7		
Curreg16_HT_MSB	31h	00h						Curreg16	HT_MSB	
Curreg1_DELAY_L SB	32h	00h			6	Curreg1_D	ELAY_LSE	3		
Curreg1_ DELAY _MSB	33h	00h			Y			Curreg1_DI	ELAY_MSE	3
Curreg2_ DELAY _LSB	34h	00h		5		Curreg2_D	ELAY_LSE	3		
Curreg2_ DELAY _MSB	35h	00h				C	(Curreg2_DI	ELAY_MSE	3
Curreg3_ DELAY _LSB	36h	00h				Curreg3_D	ELAY_LSE	3		
Curreg3_ DELAY _MSB	37h	00h					(Curreg3_DE	ELAY_ MSE	3
Curreg4_ DELAY _LSB	38h	00h				Curreg4_D	ELAY_LSE	3		
Curreg4_ DELAY _MSB	39h	00h					(Curreg4_DE	ELAY_ MSE	3
Curreg5_DELAY_L SB	3Ah	00h	3			Curreg5_D	ELAY_LSE	3		
Curreg5_DELAY_M SB	3Bh	00h					(Curreg5_DE	ELAY_ MSE	3
Curreg6_DELAY_L SB	3Ch	00h				Curreg6_D	ELAY_LSE	3		
Curreg6_DELAY_M SB	3Dh	00h					(Curreg6_DE	ELAY_ MSE	3
Curreg7_DELAY_L SB	3Eh	00h				Curreg7_D	ELAY_LSE	3		
Curreg7_DELAY_M SB	3Fh	00h					(Curreg7_DE	ELAY_ MSE	3
Curreg8_DELAY_L SB	40h	00h				Curreg8_D	ELAY_LSE	3		
Curreg8_DELAY_M SB	41h	00h					(Curreg8_DE	ELAY_ MSE	3

Name	Addr	Def ault	В7	b6	b5	B4	b3	b2	b1	b0
Curreg9_DELAY_L SB	42h	00h			•	Curreg9_D	ELAY_LSE	3		
Curreg9_DELAY_M SB	43h	00h					(Curreg9_DE	ELAY_ MSI	3
Curreg10_DELAY_ LSB	44h	00h				Curreg10_[DELAY_LSI	3		
Curreg10_DELAY_ MSB	45h	00h					С	urreg10_D	ELAY_ MS	В
Curreg11_DELAY_ LSB	46h	00h				Curreg11_[DELAY_LSI	3		
Curreg11_DELAY_ MSB	47h	00h					С	urreg11_D	ELAY_ MS	В
Curreg12_DELAY_ LSB	48h	00h				Curreg12_[DELAY_LSI	3		
Curreg12_DELAY_ MSB	49h	00h					C	Curreg12_D	ELAY_MS	В
Curreg13_DELAY_ LSB	4Ah	00h	Curreg13_DELAY_LSB							
Curreg13_DELAY_ MSB	4Bh	00h				9	C	Curreg13_D	ELAY_MS	В
Curreg14_DELAY_ LSB	4Ch	00h	Curreg14_DELAY_LSB							
Curreg14_DELAY_ MSB	4Dh	00h		Co			C	Curreg14_D	ELAY_MS	В
Curreg15_DELAY_ LSB	4Eh	00h		T		Curreg15_[DELAY_LSI	3		
Curreg15_DELAY_ MSB	4Fh	00h					C	Curreg15_D	ELAY_MS	В
Curreg16_DELAY_ LSB	50h	00h	Curreg16_DELAY_LSB							
Curreg16_DELAY_ MSB	51h	00h	_				(Curreg16_D	ELAY_LSI	3
Overtemp control	55h	01h							ov_temp	ov_temp _on
ASIC ID1	5Ch	CAh	1	1	0	0	1	0	1	0
ASIC ID2	5Dh	57h	0	1	0	1	·	REVI	SION	

9 Pinout and Packaging

9.1 Pinout

Table 5 – Pinlist

Pin	Name	Туре	Description
1	RES1	AIO	Connect to current set resistor R1
2	CURR1	AIO	Current Source 1 output
3	FBG	AIO	Automatic supply regulation for GREEN led strings; if not used, leave open
4	FBB	AIO	Automatic supply regulation for BLUE led strings; if not used, leave open
5	REF(EXT)	Al	Reference pin for PWM = 1 voltage, if not used leave open
6	GND(SENSE)	AIO	GND supply connection (sense)
7	VREG	AIO	Shunt regulator supply; connect to Rvdd and Cvdd
8	V2_5	AIO	Digital supply, connect 1uF blocking capacitor
9	ADDR2	AIO	Connect to external resistor for serial interface address selection,
10	ADDR1	AIO	Connect to external resistor for serial interface address selection.
11	CURR2	AIO	Current Source 2 output
12	RES2	AIO	Connect to current set resistor R2
13	RES3	AIO	Connect to current set resistor R3
14	CURR3	AIO	Current Source 3 output
15	RES4	AIO	Connect to current set resistor R4
16	CURR4	AIO	Current Source 4 output
17	RES5	AIO	Connect to current set resistor R5
18	CURR5	AIO	Current Source 5 output
19	CURR6	AIO	Current Source 6 output
20	RES6	AIO	Connect to current set resistor R6
21	CURR7	AIO	Current Source 7 output
22	RES7	AIO	Connect to current set resistor R7
23	CURR8	AIO	Current Source 8 output
24	RES8	AIO	Connect to current set resistor R8
25	RES9	AIO	Connect to current set resistor R9
26	CURR9	AIO	Current Source 9 output
27	FBR	AIO	Automatic supply regulation for RED led strings; if not used, leave open
28	VSYNC	DI	Video sync signal , NOTE: Connect to GND in ASYNC MODE
29	HSYNC	DI	Video sync signal or external clock input in ASYNC mode
30	cs	DI	SPI : CS – function, I2C: connect to GND
31	SCL	DI	SPI/ I2C: Serial interface clock input.
32	SDA	DI	SPI/ I2C: Serial interface data I/O.
33	SDO	DO	SPI: digital data output, I2C: leave open
34	FAULT	DO	FAULT PIN, open drain output. Connect pull up resistor to V2_5

26 - 39

Table 5 - Pinlist

Pin	Name	Туре	Descripti	on
35	CURR10	AIO	Current Source 10 output	
36	RES10	AIO	Connect to current set resistor R10	
37	RES11	AIO	Connect to current set resistor R11	
38	CURR11	AIO	Current Source 11 output	
39	RES12	AIO	Connect to current set resistor R12	
40	CURR12	AIO	Current Source 12 output	
41	RES13	AIO	Connect to current set resistor R13	
42	CURR13	AIO	Current Source 13 output	
43	CURR14	AIO	Current Source 14 output	(10)
44	RES14	AIO	Connect to current set resistor R14	
45	CURR15	AIO	Current Source 15 output	
46	RES15	AIO	Connect to current set resistor R15	
47	CURR16	AIO	Current Source 16 output	
48	RES16	AIO	Connect to current set resistor R16	
49 (EP)	GND	S	VSS Supply connection; add as many vias to ground plane as possible.	. 9

AIO...Analog pin

DI...Digital input. Protected with clamp to 2.5V


DO...Digital output. Protected with clamp to 2.5V


S... VSS supply

Note: Connect any unused current output channel as follows:

- CURRx = open, Resx = GND

9.2 Package drawing QFN48, 6x6mm, 0.4mm pitch








PACKAGE OUTLINE


DWG NO.	98SPP48069A
ISSUE	XO1
DATE	MAR.06,2009


REVISION HISTORY;

REV	DESCRIPTION	PREPARED BY	REVIEWED BY
XO1	Initial issue	J.S.Park/Mar.06,2009	S.M.Kwon/Mar.06,2009



9.3 Package drawing QFN48, 7x7mm, 0.5mm pitch







PACKAGE OUTLINE


DWG NO.	98SPP48018A
ISSUE	С
DATE	JUL.18,2007


REVISION HISTORY;

REV	DESCRIPTION	PREPARED BY	REVIEWED BY	
0	INITIAL ISSUE	Feb.13,2003/S.B.Park	Feb.13,2003/HyungJ.Park	
A	Change PKG thickness from 0.90+/-0.10mm to 0.85+/-0.05mm	Jan.19,2004/S.B.Park	Jan.19,2004/HyungJ.Park	
В	1. Change Dim "A" from 0.85+0.15/-0.05mm to 0.85+/-0.05mm 2. Add Dim "A1" . 3. Change Dim "L" from 0.53+/-0.10mm to 0.53+/-0.05mm 4. Change Dim "L2" from 0.40+/-0.10mm to 0.40+/-0.05mm	Apr.15,2005/H.J.Han	Apr.15,2005/S.B.Park	
С	Add the pin #1 i.d dimension Add the dim 'bbb, ddd, eee'	Jul.18,2007/H.J.Han	Jul.18,2007/Y.J.Chong	

TITLE: QFN 7X7 48LD	COMPANY	ASE KOREA
5.54x5.54mm PAD / 0.50mm Lead Pitch	SHEET	3 OF 3

9.4 Package Drawing MLF48





EVEN TERMINAL/SIDE

DDD TERMINAL/SIDE

DETAIL B

MLF 7x7, 0.5mm pitch:
Package Type: VKKD-4,6,8
Body size: 7x7mm
Lead pitch: 0.5mm

MLF 6x6, 0.4mm pitch:
Package Type: VJJE/VJJE-1
Body size: 6x6mm
Lead pitch: 0.4mm

TARLE 8G

TABLE 8G											
e=0.50 PITCH											
V	ARIATION	VKKD	VKKD-1	VKKD-2	VKKD-3	VKKD-4	VKKD-5	VKKD-6	VKKD-7	VKKD-8	ΝΩΤΕ
SYMBOL		WKKD	WKKD-1	WKKD-2	WKKD-3	WKKD-4	WKKD-5	WKKD-6	WKKD-7	WKKD-8	/VL/ / E
D 1	BSC	7.00	7.00	7.00	7.00	7.00	7.00	7.00	7.00	7.00	
E :	BSC	7.00	7.00	7.00	7.00	7.00	7.00	7.00	7.00	7.00	
	BSC	_	6.75	6.75		_	_	_	_	_	9
E1	BSC	_	6.75	6.75	\ <u>-</u>	_	_	_	_	_	9
	MIN	5.50	2,25	2.25	5.50	5.50	3,40	1,25	3,40	5.00	
D2	N□M	5.65	4.70	4.70	5.65	5.65	_	_	_	5,10	
	MAX	5.80	5,25	5.25	5.80	5,80	5,30	5.45	5,30	5,20	
	MIN	5.50	2.25	2.25	5.50	5,50	3,40	1.25	3,40	5.00	
E2	NDM	5.65	4.70	4.70	5,65	5.65	_	_	_	5,10	
	MAX	5.80	5.25	5.25	5.80	5.80	5.30	5.45	5.30	5.20	
	MIN	0.35	0.35	0,30	0.35	0.35	0,35	0.45	0,35	0.35	
L	NDM	0.40	0.55	0.40	0.40	0.40	0,55	0.50	0.55	0.55	
	MAX	0.45	0.75	0.50	0.45	0.45	0.75	0.55	0.75	0.75	
1	V	40	44	48	44	48	44	48	44	48	7.3
N	ID	10	11	12	11	12	12	12	10	11	6
	IE	10	11	12	11	12	10	12	12	13	6
	TES	1,2,10	1,2,10	1,2,10	1,2,10	1,2,10	1,2,10	1,2,10	1,2,10	1,2,10	
RI	EF	11-640	11-534	11-534	11-640	11-640	11-684	11-648	11-684	11-684	
ISS	SUE	F	Α	Α	F	F	I	G	I	I	

TABLE 9A

e=0.40 PITCH											
VA	ARIATION	VEEE	VEEE-1	VGGE	VHHE	VHHE-1	VJJE	VJJE-1	VGHE	VGHE-1	NOTE
SYMBOL		WEEE	WEEE-1	WGGE	WHHE	WHHE-1	WJJE	WJJE-1	WGHE	WGHE-1	NOTE
DI	BSC	3.00	3.00	4.00	5.00	5.00	6,00	6,00	4.00	4.00	
E	BSC	3.00	3.00	4.00	5.00	5.00	6.00	6.00	5.00	5.00	
D1 :	BSC		2.75	3.75	4.75		5.75	5.75	4.75	4.75	9
E1 :	BSC		2.75	3.75	4.75		5.75	5.75	5.75	5.75	9
	MIN	0.95	0.95	1.95	2.95	3.45	3.95	4.45	2.30	2.30	
D2	NDM	1.10	1.10	2.10	3.10	3,60	4.10	4.60	2.50	2.50	
	MAX	1,25	1.25	2.25	3,25	3.75	4.25	4.75	2.70	2.70	
	MIN	0.95	0.95	1.95	2.95	3.45	3.95	4.45	3,30	3,30	
E2	NDM	1.10	1.10	2.10	3.10	3,60	4.10	4.60	3,50	3,50	
	MAX	1,25	1.25	2.25	3,25	3.75	4.25	4.75	3.70	3.70	
	MIN	0.30	0.30	0.30	0.30	0.30	0.30	0.30	0.30	0.30	
L	NDM	0.40	0.40	0.40	0.40	0.40	0.40	0.40	0.40	0.40	
	MAX	0 5 0	0.50	0.50	0.50	0.50	0.50	0 5 0	0.50	0.50	
N	7	20	16	28	36	40	48	48	32	34	7.3
N	D	5	4	7	9	10	12	12	7	7	6
N	E	5	4	7	9	10	12	12	9	10	6
NDT	TES	1,2,10	1,2,10	1,2,10	1,2,10	1,2,10	,1,2,10	1,2,10	1,2,10	1,2,10	
REF		11-743	11-743	11-743	11-743	11-743	11-743	11-743	11-743	11-743	
ISS	SUE	Κ	K	K	K	K	ΛK	K	K	K	

TABLE 2

COMMON DIMENSIONS								
	V	: VERY TH	IN	W: VERY VERY THIN				
SYMBOL	MIN	N□M	MAX	MIN	N□M	MAX		
Α	0.80	0.90	1.00	0.70	0.75	0,80		
A1	0	0.02	0.05	0	0.02	0.05		
A2	0	0.65	1.00	0	0.55	0.80		
А3	_	0.20 REF	_	_	0.20 REF	_		
∟1	0,00	_	0.15	0.00	_	0.15		
0	O°	_	14°	O°	_	14°		
К	0.20	_	_	0.20	_	-		
R	b MIN/2	_	_	b MIN/2	_	-		
NOTES	1,2							
REF	11-684							
ISSUE	I							





TABLE 3

LEAD WIDTH							
	b						
PITCH	MIN	NIM	MAX				
1.00	0.30	0.40	0.45				
0.80	0.25	0.30	0.35				
0.65	0,25	0.30	0.35				
0.50	0.18	0.25	0.30				
0.40	0.15	0.20	0.25				
NOTES 5,14							
REF	REF 11-534						
ISSUE A							

TABLE 4

TOLERANCE	OF FORM &	POSITION			
symbol pitch	0.40mm	>0.40mm			
aaa	0.10	0.15			
bbb	0.07	0.10			
ССС	0.10	0.10			
ddd	0.05	0.05			
666	0,08	0.08			
fff	0.10	0.10			
NOTES	1,2				
REF	11-743				
ISSUE	K				

EXAMPLE: A 20-TERMINAL PQFN WHICH IS 5 mm LONG (DIMENSION D) BY 5 mm WIDE (DIMENSION E) AND 0.65 mm PITCH WILL BE VARIATION HHC.

37 - 39

10 Ordering Information

Table 6 - Ordering Information

Part Number	Marking	Package Type	Delivery Form	Description
AS3693A-ZQFT-6x6	AS3693A	QFN48 6x6mm	Tape & Reel	Package size = 6x6mm
A33093A-2QI 1-0X0	A53693A	0.4mm pich	Tape & neer	Pitch = 0.4mm, Pb-Free
AS3693A-ZQFT-7x7	A C C C C A	QFN48 7x7mm	Tape & Reel	Package size = 7x7mm
A33093A-ZQF1-7X7	AS3693A	0.5mm pich	Tape & neer	Pitch = 0.5mm, Pb-Free
AS3693A-ZMFT-6x6	A 00000A	MLF48 6x6mm	Tape & Reel	Package size = 6x6mm
ASSOSSA-ZIVIF I-0X0	AS3693A	0.4mm pich	Tape & neer	Pitch = 0.4mm, Pb-Free
AS3693A-ZMFT-7x7	A 00000 A	MLF48 7x7mm	Tana ⁹ Daal	Package size = 7x7mm
AOSOSSA-ZIVIF I-/X/	AS3693A	0.5mm pich	Tape & Reel	Pitch = 0.5mm, Pb-Free

Copyright

Copyright © 1997-2006, austriamicrosystems AG, Schloss Premstaetten, 8141 Unterpremstaetten, Austria-Europe. Trademarks Registered ®. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

All products and companies mentioned are trademarks of their respective companies.

Disclaimer

Devices sold by austriamicrosystems AG are covered by the warranty and patent identification provisions appearing in its Term of Sale. austriamicrosystems AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. austriamicrosystems AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with austriamicrosystems AG for current information. This product is intended for use in normal commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by austriamicrosystems AG for each application.

The information furnished here by austriamicrosystems AG is believed to be correct and accurate. However, austriamicrosystems AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of austriamicrosystems AG rendering of technical or other services.

Contact Information

Headquarters:

austriamicrosystems AG
Business Unit Communications
A 8141 Schloss Premstätten, Austria
T. +43 (0) 3136 500 0
F. +43 (0) 3136 5692
info@austriamicrosystems.com

For Sales Offices, Distributors and Representatives, please visit:

www.austriamicrosystems.com

austriamicrosystems - a leap ahead