


Analog Voltage Mode Buck DC-DC Converter Report

2023/03/16

A. Analog Compensator Design

1. Compensator Obtained by Hand Calculations

i. System Specification




Handwritten system specifications on a grid background:

$$V_g = 6V, V_o = 1V, f_s = 500kHz$$
$$C = 22\mu F, R_C = 0.02, L = 10\mu H, R_L = 0.08$$
$$V_{ref} = 1.2V, H = 1.2$$
$$V_M = 3$$
$$R_{load} = 2 \text{ or } 1$$
$$I_{load} = 0.5 / 1A$$
$$D = \frac{1}{6} = 0.1667$$
$$T_{uo} = \frac{HV}{D \cdot V_m} = \frac{1.2 \times 1}{0.1667 \times 3} = 2.3995 = 7.602dB$$


- ii. Based on the specifications, we know that $V_o=1V$ and $V_{ref}=1.2V$; therefore, the sensing gain H_{sense} is initially set to 1.2.
- iii. Since the load current I_{load} ranges from 0.5 mA to 1 mA, we apply $V=IR$ and first choose R_{load} to be 1 or 2 (Ω).
- iv. Using , we find the duty ratio $D=1/6D = 1/6D=1/6$.
- v. Finally, T_{uo} is calculated in order to determine G_{cm} .

$$\begin{aligned}
 ① \quad f_c &= \frac{500 \times 10^3}{10} = 50000 \rightarrow 50k. \quad (\text{phase margin } 65^\circ) \\
 ② \quad f_z &= 50000 \sqrt{\frac{1 - \sin(70^\circ)}{1 + \sin(70^\circ)}} = 8816 \text{ Hz} \\
 f_p &= 50000 \sqrt{\frac{1 + \sin(70^\circ)}{1 - \sin(70^\circ)}} = 283564 \text{ Hz} \\
 ③ \quad f_o &= \frac{\omega_o}{2\pi} = \frac{67414.99}{2\pi} = 10730.22 \text{ Hz} \\
 G_{cm} &= \left(\frac{f_c}{f_o}\right)^2 \frac{1}{T_{up}} \sqrt{\frac{f_z}{f_p}} \\
 &= 1.596 = 4.05824 \text{ dB} \\
 ④ \quad f_L &> \frac{f_c}{10} = 5k, \quad f_L < f_z \\
 f_L &= 6000 \text{ Hz} \\
 ⑤ \quad f_{p2} &= f_{ESR} = \frac{\omega_z}{2\pi} = \frac{1}{\frac{R_{ESR}C}{2\pi}} \\
 &= 361715 \text{ Hz}
 \end{aligned}$$

- vi. According to the formula provided, the crossover frequency f_c is set to $0.1 \times$ the switching frequency, i.e., $f_c = 50\text{kHz}$ (phase margin = 65°).
- vii. Substituting the required 65° phase margin into the equations for f_z & f_p gives the location of one compensator zero and one pole.
- viii. Calculate f_o & compensator gain G_{cm}
- ix. Because $f_c = 50k$, the low-frequency pole f_L must exceed 5 kHz; it is therefore chosen as 6 kHz.
- x. The second pole f_{p2} is determined from the selected capacitor value and its parasitic resistance.
- xi. Simulation Results:
 - a. $R_{load}=1$: From the Bode plots we observe $f_c = 3.27 \times 10^5 \text{ Hz}$ with a phase margin of 63 degree.




- b. $R_{load}=2$: From the Bode plots we observe $f_c = 3.31 \cdot 10^{-5}$ Hz with a phase margin of 69 degree.



c.


2. Compensator Designed with SISOTOOL



Before launching SISOTOOL, the power stage is defined exactly as in the hand-calculated design. The interactive steps are:

- i. Add zeros and poles
 - a. Insert the required two zeros and three poles on the Bode plot.
 - b. Define the design constraints on the root-locus plot.
- ii. Rough placement & gain tuning
 - a. Place all zeros and poles in approximate locations.
 - b. Use f_{z1} , f_{z2} , f_{p1} and compensator gain G_m to set the crossover frequency f_c initially to about 10^5 Hz.
 - c. After the desired phase margin (PM) is reached, return for fine tuning.
- iii. Phase-margin adjustment


- a. Fine-tune fp1 and fp2 until the target PM is achieved.
- iv. Stability & root-locus check
 - a. Verify overall stability and ensure the root-locus plot stays within the specified bounds.
 - b. If the locus violates the limits, adjust fp2 primarily.
- v. Settling-time control
 - a. Adjust the relative spacing between the two zeros to keep the settling time below 10^{-5} s.
- vi. Step-response verification
 - a. Confirm that the simulated step response meets the required settling-time criterion of 1.52 μ s.
- vii. The figure above shows the compensator transfer function obtained with SISOTOOL. The compensator gain is Gcm=22,318. This transfer function will be expanded and used as the compensator block in the subsequent Simulink model.



a.

B. Buck Converter – Open-Loop Simulation (Power stage + PWM only)


1. MATLAB/Simulink setup ($V_g=6$ V, $I_o=500$ mA and 1)



2. The schematic above shows the external circuit used for the open-loop

simulation:

3. Comparator reference: A constant 0.53 V is applied to the minus input of the comparator.
4. PWM carrier: A saw-tooth waveform is fed to the plus input and compared with the reference to generate the switch-drive PWM signal.
5. Load-step control: A third input, an impulse signal, forces the transition between the two load currents (500 mA \rightarrow 1 A).
6. Waveform monitoring: The output voltage V_{out} and the switch-node (second output) are routed to a Scope block for realtime observation.



7. The circuit is built to the specifications. For the load-current transition, two 2 Ω resistors are connected in parallel. By toggling the IN3 switch, the effective R_{load} switches between 2 Ω and 1 Ω , thereby changing I_{out} between 500 mA and 1 A.

Parameters	
Time values:	
[0 2e-6]	[0.2e-06]
Output values:	
[0 3]	[0.3]


8. The saw-tooth carrier is set to a period of 2×10^{-6} s (i.e., 2 μ s, corresponding to 500 kHz) with an amplitude of 3 V.

Amplitude:	
1	
Period (secs):	
0.001	
Pulse Width (% of period):	
50	
Phase delay (secs):	
0	

9. The square-wave source is configured with a period of 0.001 s and a 50 % duty cycle. Within the 0.002 s observation window, this setup injects (or removes) the load three times.

10. The scope display for the open-loop steady-state simulation shows that:

- i. Output voltage V_{outV} : Thanks to the capacitor's discharge behavior, V_{outV} stays roughly constant at ≈ 1 V.




- ii. Output current I_{out} : As the load toggles, I_{out} alternates between 1 A and 0.5 A.



C. Buck-Converter Closed-Loop Simulation (Power stage + PWM + analog compensator)


1. MATLAB/Simulink setup ($V_g=6$, $I_o=500\text{mA}, 1\text{A}$)




- The external circuit for the closed-loop simulation uses the same saw-tooth carrier and impulse signal as in the open-loop model. The sensing gain H_{sense} is set to 1, the reference voltage V_{ref} to 1.2 V, and the compensator employs the transfer function obtained from SISOTOOL:

$$C = \frac{0.000602586s^2 + 8.25766s + 22318}{4.736 \times 10^{-14}s^3 + 8.04 \times 10^{-7}s^2 + s + 0}$$

- In the closed-loop simulation, the output voltage stays at approximately 1.2 V, while the output current stabilizes at around 1.2 A and 0.6 A during the load transitions.



- When the load increases, the response times of the output voltage and current are displayed; the left and right plots use the same time scale.



5. When the load decreases, the response times of both the output voltage and current are shown; the two graphs use the same time scale.

