

Homework 1: Optimizing Matrix Multiplication

Iniyaal Kannan, Michael Luo, and Brian Park

UC Berkeley, Computer Science 267

February 2022

1 Introduction

The goal of this homework is to implement our own DGEMM function for the Cori KNL node. Specifically, we were tasked to reach the highest GFLOPS in matrix-matrix multiplication, as well as analyzing our optimizations. Below, we will explain our optimizations to achieve 28.14% peak performance of the KNL nodes, with a general all-purpose algorithm rather than different algorithms for different matrix sizes (theoretical peak for KNL is 44.8 GFLOPS).

In the following sections, we will cover Homework 1 in the following order. First, we will go into detail of how our algorithm exactly works, which is greatly inspired from prior work [1]. Then, we will detail and explain the general techniques we used to achieve our speedups, some of which were hinted in the recitation slides. Lastly, we will cover lessons learned, what techniques worked for us, and what did not work.

2 Our Algorithm

As we were stuck with the optimizations we figured out from scratch, we searched for relevant research papers to learn techniques from. We found a paper from Lim [1] to be convenient in helping us exploit all the architecture that the KNL node provides. Lim was able to exploit everything about the KNL node for single core DGEMM, such as optimizing over L1 and L2 cache, repacking matrices, and utilizing all 32 AVX-512 registers to achieve near peak performance of Intel MKL (Math Kernel Library), which is state of the art BLAS library tuned specifically for Intel architectures. They go on to explain how to parallelize with MIMD or OpenMP, but fortunately the approaches between SIMD and MIMD can be separated. Unfortunately, the paper did not have source code, and instead contained pseudo-code, so it was up to us to use the ideas from Lim and implement it correctly.

We directly write pseudocode for our algorithm in this section. Our algorithm is simple and takes at most 200 lines of code, which is considered relatively terse for optimized DGEMM algorithms.

Our algorithm consists of two portions. The first algorithm, like the starter code, traverses through matrices A and B in a block matrix format and packs the submatrices together. The second algorithm is the microkernel. We make full use of the 32 vector registers than Intel's KNL CPU offers, allowing for extreme parallelism.

2.1 Algorithm 1: Looping through Block Matrices

Algorithm 1 is directly listed below. Our algorithm directly stacks on top on an existing algorithm proposed by Lim [1]. Like cache blocking in the starter code, this algorithm blocks computations optimizing over L1 and L2 cache. Lim provides derivations of parameters he used. For example, he found the microkernel block size (1620, 31) to be the most optimal on KNL. A visual depiction of this algorithm is shown in Figure 1.

$$k_b \times m_b \times 8 \text{ bytes} \leq \frac{\text{size}(L2)}{2}$$
$$n_r \times k_b \times 8 \text{ bytes} \leq \frac{\text{size}(L1)}{2}$$

We know that the L1 cache is 32KiB and the L2 cache is 1024KiB. Thus, the parameters of the microkernel size makes sense.

The first loop iterates over steps of k_b . This parameter is recommended to be made as large as possible to reduce the overhead induced by updating \hat{C} at the end of the innermost loop. Then it iterates over steps of m_b , which is recommended to be so that \tilde{A} takes up less than half of the L2 cache. We'll later see why that is the case in the

microkernel. The next two iterations in steps of n_r and m_r are for blocking on the microkernel. \hat{B} is also recommended to fit less than half of the L1 cache, as it is used $\frac{m_b}{m_r}$ times. These blocking parameters are found to be most optimal, as they are also derived from Goto [2].

Our algorithm is different from Lim’s algorithm in several ways. First, Lim packs matrices in a resorted order that makes it so that it only needs to repack into \tilde{A} and \tilde{B} once each and then conveniently index off of \tilde{A} and \tilde{B} to retrieve \hat{A} and \hat{B} , as they would be resorted into their respective axis ordering, and then reordered in the other axis in blocks [1]. E.g. \hat{B} is in row major order, but then blocks of \hat{B} are sorted in column major in \tilde{B} . Originally, we had trouble repacking, as we actually repacked 3 times originally. Once for each \tilde{A} and \tilde{B} , and then once again for \hat{B} to convert the matrices from column major to row major. We saw this extra packing routine costly, but then were able to remove it by efficiently packing B to be row-major order. Although this doesn’t follow the design of matrices mentioned by Lim, the resorting order was not explicitly mentioned and we improvised with what was given to us in the starter code with column major order matrices. We only assumed Lim was resorting the matrices with mixed axis orderings, as we did not achieve the full performance Lim stated.

Algorithm 1 Matrix Multiplication Algorithm, modified from [1]

Require: Matrix A, B, C in column-order

Require: Matrix Size lda

Require: k_b, m_b, m_r, n_r for splitting Matrix A, B

Require: c_b for Matrix chunking \tilde{B}

$\tilde{A} = \text{malloc}(k_b \cdot m_b \cdot 8)$

$\tilde{B}[] = [\text{malloc}(c_b * k_b), \text{malloc}(c_b * k_b), \dots]$

▷ $\tilde{B}[]$ is of length lda/c_b

for $p = 0, \dots, k - 1$ *in steps of* k_b **do**

 Pack $B(p : p + k_b - 1, 0 : n - 1)$ into $\tilde{B}[]$

▷ Row-Order

for $i = 0, \dots, m - 1$ *in steps of* m_b **do**

 Pack $A(i : i + m_b - 1, p : p + k_b - 1)$ into \tilde{A}

▷ Column-Order

for $jr = 0, \dots, n - 1$ *in steps of* n_r **do**

for $ir = 0, \dots, m_b - 1$ *in steps of* m_r **do**

$\hat{A} = \tilde{A} + ir;$

$\hat{B} = \tilde{B}[jr/c_b] + jr \% c_b;$

$\hat{C} += \hat{A} \times \hat{B};$

▷ Algorithm 2: Microkernel

 Update C using $\hat{C};$

end for

end for

end for

end for

A visual representation of how these matrices are looped over and packed is shown in Figure 1.




Figure 1: Illustration of Algorithm 1 [1]

2.2 Algorithm 2: Fast Microkernel

Algorithm 2 consisted of implementing a micro-kernel that is able to exploit ILP (instruction level parallelism), DLP (data level parallelism), and the memory hierarchy. Interestingly, Lim [1] used the same set of Intel Intrinsics we used for our previous SIMD implementation, which we will mention later below. The micro-kernel we were able to derive looks like the following (it is shortened and directly taken from our code) 2.2. M , N , and K in Algorithm 2 corresponds to m_r , n_r , and k_b in Algorithm 1.




Figure 2: Performance Graph of Our Implementation of DGEMM

```

void do_block_fast(int lda, int M, int N, int K, double* A, double* B, double* C){
    __m512d r0, ..., r31;

    r0 = _mm512_load_pd(C + 0);
    r1 = _mm512_load_pd(C + 8);
    ...
    r30 = _mm512_load_pd(C + 240);

    for (int i = 0; i < K; i++) {
        r31 = _mm512_load_pd(B);
        r0 = _mm512_fmadd_pd(_mm512_set1_pd(A[0]), r31, r0);
        r1 = _mm512_fmadd_pd(_mm512_set1_pd(A[1]), r31, r1);
        r2 = _mm512_fmadd_pd(_mm512_set1_pd(A[2]), r31, r2);
        ...
        r30 = _mm512_fmadd_pd(_mm512_set1_pd(A[30]), r31, r30);
        A+=M;
        B+=N;
    }

    _mm512_store_pd(C + 0, r0);
    _mm512_store_pd(C + 8, r1);
    ...
    _mm512_store_pd(C + 240, r30);
}

```

The microkernel is able to exploit ILP by utilizing all 32 SIMD registers. `r0-r30` is reserved for loading in \hat{C} , while `r31` is used to load in \hat{B} . Analyzing the disassembly using Godbolt (it is shortened), we're able to see the utilization of all 32 zmm registers in action:

```

do_block_fast(int, int, int, int, double*, double*, double*):
    push    rbp
    test    ecx, ecx
    lea     rbp, [rsp]
    mov     rax, QWORD PTR [rbp+16]
    vmovapd zmm31, ZMMWORD PTR [rax]
    vmovapd zmm30, ZMMWORD PTR [rax+64]

```

```

...
vmovapd zmm1, ZMMWORD PTR [rax+1920]
jle .L2
movsx rsi, esi
movsx rdx, edx
mov rdi, rsi
mov rsi, rdx
sal rdi, 3
xor edx, edx
sal rsi, 3
.L3:
vmovapd zmm0, ZMMWORD PTR [r9]
lea edx, [rdx+1]
cmp ecx, edx
vfmadd231pd zmm31, zmm0, QWORD PTR [r8]{1to8}
vfmadd231pd zmm30, zmm0, QWORD PTR [r8+8]{1to8}
...
vfmadd231pd zmm1, zmm0, QWORD PTR [r8+240]{1to8}
lea r9, [r9+rsi]
lea r8, [r8+rdi]
jne .L3
.L2:
vmovapd ZMMWORD PTR [rax], zmm31
vmovapd ZMMWORD PTR [rax+64], zmm30
...
vmovapd ZMMWORD PTR [rax+1920], zmm1
pop rbp
ret

```




Figure 3: Comparison of our DGEMM compared to Naive and BLAS

2.3 Our Results

Figure 2 is a graph of our performance. We were able to reach 28.14% of the peak performance. It's also interesting to see how the Lim's performance graph resembles the roofline model. At a certain point, DGEMM becomes compute bound somewhere around sizes of 4000-6000 for $m = n = k$. Given that we are only being tested on size of up to a max size of 1025, our performance may still be memory bound compared to Lim, although we see our performance plateau off at 150 and slowly increase. We are only able to reach about half of Lim's reported performance when we

compare to their results as shown in Figure 4. Figure 3 shows the direct comparison of benchmarks between ours and Intel MKL. Of course, there is a lot more room left to do better, but with the time given on this assignment and our performance compared to other classmates, we were beyond our expectations and found this a good stopping point. Later on, we explain how we think we can do better and our limitations in doing so and achieve results near Lim's and Intel MKL's performance.




Figure 4: Lim's Performance Graph [1]

2.4 Conclusions

The algorithm Lim uses assumes that A, B, C are all in row-major order. This was a challenge for us since we are working with column-major order matrices. We also thought about transposing the whole matrix as a whole, but were worried about the overhead cost to do that. When doing analysis and debugging of our algorithm for performance, we turned off correctness checks and just let the code run without any packing. We were able to peak around 50% of the theoretical peak. This led us to believe that the micro kernel is indeed fast, but the data layout of our matrices we were given with limited how we were able to repack and transform the matrices. Given more time, we would've looked more into how to efficiently repack matrices without losing performance.

3 General Techniques

In this section, we'll describe our previous attempts, many of which include methods that we applied directly from reading Lim's paper [1]. Most of the techniques listed here helped us understand Lim's algorithm at a deeper level, allowing us to implement some version of it without needing the source code.

3.1 Understanding the KNL Architecture

We are using a Cori KNL node for this homework. The architecture is as follows:

```

Architecture:      x86_64
CPU op-mode(s):    32-bit, 64-bit
Byte Order:        Little Endian
CPU(s):            272
On-line CPU(s) list: 0-271
Thread(s) per core: 4
Core(s) per socket: 68
Socket(s):         1
NUMA node(s):      1
Vendor ID:         GenuineIntel
CPU family:        6
Model:             87
Model name:        Intel(R) Xeon Phi(TM) CPU 7250 @ 1.40GHz
Stepping:          1
CPU MHz:           1401.000
CPU max MHz:       1401.0000
CPU min MHz:       1000.0000
BogoMIPS:          2800.00
L1d cache:         32K
L1i cache:         32K
L2 cache:          1024K
NUMA node0 CPU(s): 0-271
Flags:             fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca
cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx
pdpe1gb rdtscp lm constant_tsc arch_perfmon pebs bts rep_good nopl xtopology
nonstop_tsc cpuid aperfmperf pni pclmulqdq dtes64 monitor ds_cpl est tm2 ssse3
fma cx16 xtpr pdcm sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes
xsave avx f16c rdrand lahf_lm abm 3dnowprefetch ring3mwait cpuid_fault epb pti
intel_ppin ibrs ibpb fsgsbase tsc_adjust bmi1 avx2 smep bmi2 erms avx512f rdseed
adx avx512pf avx512er avx512cd xsaveopt dtherm ida arat pln pts

```

The CPU flags indicate that we can exploit data level parallelism using at most 512 bit wide vector intrinsics. A peek into `gdb` via `info registers` all also shows us that a single core has a total of 32 zmm (`zmm0-zmm31`) registers to be used for 512 bit wide vector operations. This knowledge of how many registers there was helpful when determining how much to unroll our loops and avoid register spilling. We also know that the L1 cache is 32KiB, so that means 4096 doubles can be packed inside the L1 cache. For L2 cache, that is 1024KiB or 128000 doubles. Of course, when performing optimizations, we cannot push this boundary as tightly as we can, as there are other random things in data to account for, such as data handled by the operating system for process and thread data. We can also retrieve the information of the size of a cache line:

```

cat /sys/devices/system/cpu/cpu0/cache/index0/coherency_line_size
64

```

This understanding of architecture also allowed us to analyze assembly code and figure out if ILP is being exploited.

3.2 Loop Reordering

We found that we can exploit the memory hierarchy by reordering the loops. We first focused on reordering the innermost loop, as that is the most likely to be the bottleneck. Since our matrices are in column-major order format, we found that j, k, i was the most optimal ordering, giving us an average peak of 5.29% of the peak FLOPS with a block size of 128. Because of the j, k, i ordering, you can also save a memory access by storing scalar b outside of the innermost for loop, as shown in Listing 3.2. This ordering makes sense, as A and C can benefit from cache locality as they are both accessed in the same direction during scalar multiplication in the innermost for loop.

```

inline static void do_block(int lda, int M, int N, int K, double* A, double* B, double* C) {
    double b;
    for (int j = 0; j < N; ++j) {
        for (int k = 0; k < K; ++k) {
            b = B[k + j * lda];

```

```

        for (int i = 0; i < M; ++i) {
            C[i + j * lda] += A[i + k * lda] * b;
        }
    }
}

```

An obvious pitfall here is that we are not exploiting (DLP) data level parallelism with SIMD, which we will explain our findings in the next section. Loop unrolling could be used to achieve ILP, but given that the x86 has 8 general and 8 floating point registers, the performance increase will be minimal or in fact decrease in our case. We think that this is due to floating point registers spilling into memory. Fortunately, unrolling will be much more feasible with AVX-512 zmm registers as there are 32 registers to utilize per iteration. Although this was one of the first and most straightforward changes, it also helped us fix minor flaws whenever we saw drops in performance, indicating we are probably missing the cache.

3.3 Exploiting Data Level Parallelism and Utilizing AVX-512

Next, we exploited DLP by using SIMD. The KNL node has 512 bit wide vectors, and can fit 8 double precision floating point numbers. The four intrinsics that are ideal to use are `_mm512_fmadd_pd`, `_mm512_set1_pd`, `_mm512_load_pd`, `_mm512_store_pd`. Of course, stores and loads are necessary for loading data from memory onto a SIMD register. `_mm512_set1_pd` is a broadcast intrinsic, which broadcasts 1 double to a SIMD vector. `_mm512_fmadd_pd` is an intrinsic that does a fused multiply add. It can do $c = c + a * b$ on each element of the SIMD vector in parallel. This is very powerful and key to a lot of other DGEMM papers using SIMD to exploit DLP, in fact the one we used in our final submission.

```

inline static void do_block(int lda, int M, int N, int K, double* A, double* B, double* C) {
    double *buffer = _mm_malloc(8 * BLOCK, 64);
    __m512d b, c0, c1, c2, c3;

    for (int j = 0; j < N; ++j) {
        for (int i = 0; i < M && i < M / BLOCK * BLOCK; i += BLOCK) {
            memcpy(buffer, C + i + j * lda, BLOCK * sizeof(double));
            c0 = _mm512_load_pd(buffer);
            c1 = _mm512_load_pd(buffer + 8);
            c2 = _mm512_load_pd(buffer + 16);
            c3 = _mm512_load_pd(buffer + 24);
            for (int k = 0; k < K; ++k) {
                b = _mm512_set1_pd(B[k + j * lda]);
                c0 = _mm512_fmadd_pd(_mm512_load_pd(A + i + k * lda), b, c0);
                c1 = _mm512_fmadd_pd(_mm512_load_pd(A + 8 + i + k * lda), b, c1);
                c2 = _mm512_fmadd_pd(_mm512_load_pd(A + 16 + i + k * lda), b, c2);
                c3 = _mm512_fmadd_pd(_mm512_load_pd(A + 24 + i + k * lda), b, c3);
            }
            _mm512_store_pd(buffer, c0);
            _mm512_store_pd(buffer + 8, c1);
            _mm512_store_pd(buffer + 16, c2);
            _mm512_store_pd(buffer + 24, c3);
            memcpy(C + i + j * lda, buffer, BLOCK * sizeof(double));
        }
    }
    _mm_free(buffer);
}

```

Note that in this solution, we are utilizing aligned SIMD instructions with `_mm512_load_pd` and `_mm512_store_pd` as opposed to `_mm512_loadu_pd` and `_mm512_storeu_pd`. This is because at the architectural level, moving unaligned memory to a SIMD vector could stall the instruction pipeline, since part of the memory needed could live on another cache line, thus taking extra cycles to fetch memory.

It is also important to note that we can also take advantage of ILP. Unfortunately, unrolling more than 4 in the code above case degraded performance. We think this is related to memory, as the compiler actually does take advantage

of ILP by default, by moving around intrinsics like `_mm512_load_pd` and `_mm512_fmadd_pd` in out of order execution. We also found that loads and stores are often costly. We believe the degradation of performance when adding more unrolling is a combination of both latency and memory stalling the CPU multiple times between each iteration. Table 1 is a chart of latency and throughput for each intrinsic we were interested in using for this homework.

Table 1: Latency and Throughput of Intel Intrinsics

Intrinsic	Latency (Cycles)	Throughput (CPI)	Architecture
<code>_mm512_loadu_pd</code>	8	0.5	Skylake
<code>_mm512_load_pd</code>	8	0.5	Skylake
<code>_mm512_storeu_pd</code>	5	1	Skylake
<code>_mm512_store_pd</code>	5	1	Skylake
<code>_mm512_fmadd_pd</code>	6	0.5	KNL
<code>_mm512_set1_pd</code>	unknown	unknown	unknown

Some intrinsics don’t list every data on the Intel Intrinsic Guide website, so we guessed the latency and throughput from other architectures, such as Skylake. Loads seem to be the most costly, yet provide a high throughput (lower CPI is better). Same goes for fused multiply add intrinsic. We figured that in order to improve latency costs, it’s better to unroll as much as possible to overcome these overheads. We also know that KNL is a superscalar architecture, meaning that in our case, two SIMD instructions can operate at the same time. We realized that the key to high performance in this homework is to hide latencies and achieve high throughput (low CPI, high IPC).

4 Contributions

Brian was able to start off the homework with a few implementations that peaked at 11.1%. Realizing how different the architecture was, we had to search other optimizations that were more specific to KNL architecture. Luckily, Brian was able to come across and share Lim’s paper and its description of optimizations used specifically for the KNL architecture. Michael was able to code most of the implementation from Lim’s paper. Most of the contribution to the current implementation that achieves 28.14% peak performance goes to Michael. Brian was helpful with debugging and pinpointing any fallacies within the code in terms of performance.

References

- [1] R. Lim, Y. Lee, R. Kim, and J. Choi, “An implementation of matrix—matrix multiplication on the intel knl processor with avx-512,” *Cluster Computing*, vol. 21, p. 1785–1795, dec 2018.
- [2] K. Goto and R. A. v. d. Geijn, “Anatomy of high-performance matrix multiplication,” *ACM Trans. Math. Softw.*, vol. 34, may 2008.