

Lab 3 Report

Procedure

This lab was compromised of two tasks. The first task was to implement the line_drawer module so that when inputting any pair of coordinates within the VGA display, a line will be drawn from the first pair of coordinates to the other. This is done by following Bresenham's Line Algorithm to distribute the pixels being drawn in a way that makes the line look as straight as possible. The main challenge of this task is to design line_drawer so that it can draw any kind of slope from any position on the display. The second task was to animate lines on the VGA display. This was a more open-ended task, but the main goal was to have lines change in slope, position, etc. in real time so the line or lines look animated. Additionally, a reset has to make the entire screen dark or erased. Overall, this lab was about understanding how to display simple lines on the VGA display and fully understanding this concept allows for "animating" lines on the display. Although we are not expected to understand how the VGA buffer works, the main goal of this lab was to learn how to manage inputs into the VGA buffer so that it draws expected behavior onto the display.

Task #1

The first task was to implement the line_drawer module to draw a single line from any given pair of (x,y) coordinates. Because there are a limited number of pixels on the VGA display and there is no way to partially light up one individual pixel, the lines will not be perfect. To determine which pixels should be lit up to form the line, I had to understand Bresenham's Line Algorithm. As shown in Figure 1, the algorithm finds which pixel best represents the current position of the line. That pixel will be the one that is written into. While it may not look perfect, on a 640x480 display, it will look moderately accurate.




Figure 1. Bresenham's Line Algorithm and the Distribution of Pixels in a Line.

For this interpretation of the line algorithm, I start at (x_0, y_0) and move along the x-axis to compute the y coordinate for the line. For my interpretation, the x value will increment by 1 every time, but the y-values have to be calculated using slope and difference in x, as shown in Figure 2.

$$\text{Slope} = \frac{y_1 - y_0}{x_1 - x_0}$$

$$y = y_0 + \text{slope} * (x - x_0)$$

Figure 2. Equations for Calculating y-value

There is an issue with reading along the x-axis when a line is considered to be steep. A line is considered to be steep when the change in y values is greater than the change in x values. When this occurs, I have to make it so that I move along the y-axis to compute the coordinate for the x coordinate. Essentially, I do the same thing as before but flip the x and y values. I implemented this in SystemVerilog code using conditional operators as shown in Figure 3. Conditional operators are a great tool to assign different values based on a condition without using the space required for an if else statement.

```

deltax  = (x1 > x0) ? (x1 - x0) : (x0 - x1);
deltay  = (y1 > y0) ? (y1 - y0) : (y0 - y1);
is_steep = (deltay > deltax);
dx = !(is_steep) ? deltax : deltax;
dy = !(is_steep) ? deltax : deltax;

xa = (!is_steep & (x1 < x0)) ? x1 : (!is_steep & (x1 > x0)) ? x0 : (is_steep & (y1 < y0)) ? y1 : y0;
xb = (!is_steep & (x1 < x0)) ? x0 : (!is_steep & (x1 > x0)) ? x1 : (is_steep & (y1 < y0)) ? y0 : y1;
ya = (!is_steep & (x1 < x0)) ? y1 : (!is_steep & (x1 > x0)) ? y0 : (is_steep & (y1 < y0)) ? x1 : x0;
yb = (!is_steep & (x1 < x0)) ? y0 : (!is_steep & (x1 > x0)) ? y1 : (is_steep & (y1 < y0)) ? x0 : x1;

```

Figure 3. Code showing how x initial, x final, y initial, y final values are swapped depending on conditions such as if it is steep or not.

Using conditional operators, I can determine when to flip the x and y values. Checking to see if the slope is steep or not is what primarily determines what should be reassigned to each x and y value.

Lastly, I just needed to calculate the error and increment x and y accordingly. The code I used for this can be seen in Figure 4. To calculate the error, I followed the pseudo code given to me in the Lab Spec. Initially, error is simply $-dx/2$ just as a rough estimate. So long as x is not x1, error will update to be error + dy. Then, the next error is determined depending on if the current error value is greater than or equal to 0. If it is greater than or equal to zero, the next error is error - dx. If it is not, then the next error remains the same. From here all I do is increment x and y. Since we implemented a system for flipping the x and y values when necessary, in the code we will always be following the “x” value. The next x value will simply be incrementing it by 1. The next y value is determined by whether the initial y value is less than the final y value or not and if the error is greater than or equal to zero.

```

err_Temp = -(dx/2);
err_Val = err + dy;
err_Next = (err_Val >= 0) ? err_Val - dx : err_Val;

step_y = (ya < yb) ? 1 : -1;

next_x = xval + 1'b1;
next_y = (err_Val >= 0) ? yval + step_y : yval;

x = !(is_steep) ? xval : yval;
y = !(is_steep) ? yval : xval;

```

Figure 4. Code showing the calculation for error and incrementing/decrementing x and y values for the next cycle, as well as updating the output x and y values.

To update the system, I updated key variables in an always_ff block as seen in Figure 5. This block dictates the behavior of the line_drawer module when reset is true, when the line is finished, and when the line needs to be updated to the next x and y values. The reset and unfinished line portions are straight forward. To finish the line, it is as simple as comparing the current x value to the final x value and the current y value to the final y value. If both of these comparisons are equal, then the last pixel that needs to be written into has been written into, so the line is done. From here, the line will remain in place and not write any more pixels, effectively finishing the line.

```

|always_ff @(posedge clk) begin
|    if(reset) begin
|        xval <= xa;
|        yval <= ya;
|        err <= err_Temp;
|    end else begin
|        if(((xb == xval) && (yb == yval))) begin
|            xval <= xval;
|            yval <= yval;
|            err <= err;
|        end else begin
|            xval <= next_x;
|            yval <= next_y;
|            err <= err_Next;
|        end
|    end
end
endmodule

```

Figure 6. Code for updating the behavior in line_drawer.sv

Task #2

The second task was to create an animation for drawing lines onto the VGA display. This was a rather open-ended task, so approaching this task was difficult. My first thought was that to show multiple lines to create an animation effect, I would have to erase each line after I draw it, then update the coordinates that go into line_drawer for the next line. To do this, I would have to set the variable pixel_color to 0, which goes into the VGA_framebuffer module and writes into the pixels in black, essentially “erasing” the line that was drawn when pixel_color was set to 1, which draws pixels in white. Immediately, I think of a system that can determine when a line is done drawing to erase it then update the coordinates to draw a new line. The type of animation I chose to do was a line that goes from edge to edge, spinning in circles. It will start from (0,0) – (640,480) and turn clockwise towards (640,0) – (0,480). Then, it will continue to spin clockwise back to (0,0) – (640,480). I decided to go with this animation because when the end points of the line are on the opposite edges, you only need to update either the x or the y values.

While I thought this would be simple, it was very much the opposite. Immediately, there were flaws in my idea. First, I needed to find a way for the system to know when an individual line was done drawing. To do this, I added a new output variable to the line_drawer module called “done”. “done” indicates that the line is done drawing, and now the system can either redraw it in black to erase it, or if it erased it and the line is “done” again, it will increment either the x values or y values and draw a new line in white with the new coordinates. Additionally, when the line is “done”, line_drawer will no longer write into any pixels and needs to be reset to start again. To solve this issue, I created a variable in my line_controller module called “start”. This is an output logic from line_controller that connects to the “reset” port in line_drawer. This way, if I make “start” equal to 1, it will reset line_drawer. Every time “done” becomes true, I make “start” true to redraw the line in either white or black with the same or a new pair of coordinates. This is the essence of my animation, but the most complicated part of my animation happens when the animation makes a full circle. When the animation starts, $(x_0, y_0) = (0, 0)$ and $(x_1, y_1) = (640, 480)$. However, after a full circle without any changes, $(x_0, y_0) = (640, 480)$ and $(x_1, y_1) = (0, 0)$. This is an issue since I cannot increment the same values or it will go past the boundaries of the VGA display. To tackle this issue, I made it so that the coordinates flip at this point. As soon as $(x_0, y_0) = (640, 480)$, it will flip with x_1 and y_1 and go back to (0,0). Now, it can increment as usual and continue the cycle, completing my animation for task 2. To visualize my explanation through code, refer to Appendix 2.C.

Top-Level Diagrams

Task 1 Top-Level Diagram:




Figure 7. Top-Level Diagram for Task 1

Task 2 Top-Level Diagram:




Figure 8. Top-Level Diagram for Task 2

Results

Task #1

For the first task, I created two testbenches. One for line_drawer and one for DE1_SoC. It was said that a testbench for the VGA_framebuffer was not necessary.

My line_drawer_testbench for task #1 tests a few things. The primary cases for drawing a line would be drawing a line with a positive slope, drawing a line with a negative slope, drawing a horizontal line, and drawing a vertical line. These tests were successful as shown in Figure 9. As seen, the values of the output coordinates to write into stop at the coordinates they need to stop at. For my negative slope test, I even changed the (x0, y0) to be to the right of (x1, y1) to show that no matter what coordinates you put in, even if the order is seemingly flipped, the line will output correctly.




Figure 9. ModelSim for line_drawer.v in task 1

My DE1_SoC_testbench was used to see if the VGA_framebuffer and the output of line_drawer connected properly. It was also used to see a more overall outlook of the line and its outputs. For DE1_SoC_testbench, I tested a slope magnitude of 1, a steeper slope, and a not steep slope. All of the tests were successful, as shown in Figure 10.




Figure 10. ModelSim simulation for DE1_SoC testbench in task 1. Top image is full waveform, middle image shows a steep slope example, and the bottom image shows a non-steep slope example.

Task #2

For task 2 I made three test benches. One for line_drawer (with a new variable), one for line_controller, and one for DE1_SoC. Similar to task 1, I did not make a testbench for VGA_framebuffer since it was said to be unnecessary.

The line_drawer_testbench for task 2 tests the same cases as task 1. The primary cases for drawing a line would be drawing a line with a positive slope, drawing a line with a negative slope, drawing a horizontal line, and drawing a vertical line. These tests were successful as shown in Figure 11. As seen, the values of the output coordinates to write into stop at the coordinates they need to stop at. For my negative slope test, I even changed the (x0, y0) to be to the right of (x1, y1) to show that no matter what coordinates you put in, even if the order is seemingly flipped, the line will output correctly. Additionally, the new output variable “done” is true when the line is done drawing and false while it is still drawing.




Figure 11. ModelSim simulation for line_drawer in task 2

The line_controller_testbench was used to test my system for the animation. Since the system works on its own, the only thing I can do was to toggle reset. Thus, after toggling reset I had to see if it changed from moving horizontally to vertically, then once it made a full cycle if it flipped the coordinates and moved horizontally again. These cases were successful as shown in Figure 12.




Figure 12. ModelSim simulation for line_controller. Top image is the full simulation, 4000 cycles. Middle image is the zoom in of the transition between the last erase from horizontal to vertical. The bottom image is the shift from the last erase from vertical to horizontal, where the coordinates need to flip.

The DE1_SoC testbench was rather large. In line_controller, I was able to input “done” which made cycling through the coordinates much faster. However, in DE1_SoC, I must let the system do its own work. Because my computer can handle it, I made a testbench that runs 2 million clock cycles to see if the behavior works as intended. The number is so large because it needs to write one pixel per clock cycle, and it takes twice as long since I need to erase the line every time I write it. Thankfully, my ModelSim for task 2 DE1_SoC was successful, as shown in Figure 13.




Figure 13. ModelSim for DE1_SoC in task 2. Top image is the overall image of 2 million clock cycles through my animation. Middle image is a close up of the transition between the last erase in horizontal to vertical. The bottom image is a close up of the transition between the last erase in vertical and horizontal where the coordinates need to flip.

Summary Conclusion

The main goal of this lab was to learn how to interact with the VGA display port on the FPGA. These skills were completely new to me and I had no idea the FPGA was capable of such thing. I learned how to draw onto the VGA display pixel-by-pixel, and I learned how to draw a line using Bresenham's algorithm. From there, I learned how to change the colors of the pixels in order to create an animation drawing lines. This lab was extremely challenging to me and I learned a lot of new functionalities of the FPGA board.

Overall, my lab provided the results I wanted and I believe it is sufficient in covering the requirements of this lab. The special cases were covered for and the primary functions work perfectly.

Appendix

0.A) VGA_framebuffer.sv (code) (used in all tasks)

```
1 // VGA driver: provides I/O timing and double-buffering for the VGA port.
2
3 module VGA_framebuffer(
4     input logic clk, rst,
5     input logic [10:0] x, // The x coordinate to write to the buffer.
6     input logic [10:0] y, // The y coordinate to write to the buffer.
7     input logic pixel_color, pixel_write, // The data to write (color) and write-enable.
8
9     input logic dfb_en, // Double-Frame Buffer Enable
10
11     output logic frame_start, // Pulse is fired at the start of a frame.
12
13     // Outputs to the VGA port.
14     output logic [7:0] VGA_R, VGA_G, VGA_B,
15     output logic VGA_CLK, VGA_HS, VGA_VS, VGA_BLANK_N, VGA_SYNC_N
16 );
17
18 /*
19 *
20 * HCOUNT 1599 0          1279          1599 0
21 * _____|_____ Video |_____| Video
22 *
23 *
24 * |SYNC| BP |<-- HACTIVE -->|FP|SYNC| BP |<-- HACTIVE
25 *
26 * |____|_____ VGA_HS _____|_____|
27 *
28 */
29
30 // Constants for VGA timing.
31 localparam HPX = 11'd640*2, HFP = 11'd16*2, HSP = 11'd96*2, HBP = 11'd48*2;
32 localparam VLN = 11'd480, VFP = 10'd11, VSP = 10'd2, VBP = 10'd31;
33 localparam HTOTAL = HPX + HFP + HSP + HBP; // 800*2=1600
34 localparam VTOTAL = VLN + VFP + VSP + VBP; // 524
35
36 // Horizontal counter.
37 logic [10:0] h_count;
38 logic end_of_line;
39
40 assign end_of_line = h_count == HTOTAL - 1;
41
42 always_ff @(posedge clk)
43     if (rst) h_count <= 0;
44     else if (end_of_line) h_count <= 0;
45     else h_count <= h_count + 11'd1;
46
47 // Vertical counter & buffer swapping.
48 logic [9:0] v_count;
49 logic end_of_field;
50 logic front_odd; // whether odd address is the front buffer.
51
52 assign end_of_field = v_count == VTOTAL - 1;
53 assign frame_start = !h_count && !v_count;
54
55
56 always_ff @(posedge clk)
57     if (rst) begin
58         v_count <= 0;
59         front_odd <= 0;
60     end else if (end_of_line)
61         if (end_of_field) begin
62             v_count <= 0;
63             front_odd <= !front_odd;
64         end else
65             v_count <= v_count + 10'd1;
66
67 // Sync signals.
68 assign VGA_CLK = h_count[0]; // 25 MHz clock: pixel latched on rising edge.
69 assign VGA_HS = !(h_count - (HPX + HFP) < HSP);
70 assign VGA_VS = !(v_count - (VLN + VFP) < VSP);
71 assign VGA_SYNC_N = 1; // unused by VGA
72
73 // Blank area signal.
74 logic blank;
75 assign blank = h_count >= HPX || v_count >= VLN;
76
77 // Double-buffering.
78 logic buffer[640*480*2-1:0];
79 logic [19:0] wr_addr, rd_addr;
80 logic rd_data;
81
82 assign wr_addr = {y * 19'd640 + x, (!front_odd & dfb_en)};
83 assign rd_addr = {v_count * 19'd640 + (h_count / 19'd2), (front_odd & dfb_en)};
84
85 always_ff @(posedge clk) begin
86     if (pixel_write) buffer[wr_addr] <= pixel_color;
87     if (VGA_CLK) begin
88         rd_data <= buffer[rd_addr];
89         VGA_BLANK_N <= ~blank;
90     end
91 end
92
93 // Color output.
94 assign {VGA_R, VGA_G, VGA_B} = rd_data ? 24'hFFFFFF : 24'h000000;
95 endmodule
```

Task #1 Modules

1.A) line_drawer.sv (code)

```
1 // Brian Dallaire
2 // 05/07/2021
3 // EE 371
4 // Lab 3 Task 1
5
6 // line_drawer takes the 1-bit inputs clk and reset and 11-bit inputs x0, y0, x1, and y1 and
7 // outputs the 11-bit outputs x and y. This module is used to draw a line in a VGA display
8 // using the x0, y0, x1, and y0 inputs as (x,y) coordinates. By having two coordinates in
9 // different locations, a line will be drawn. This is done by first calculating the change
10 // in x coordinates and y coordinates. Then, it will be determined if the slope is "steep"
11 // to see if the dx and dy values need to be flipped. Once this is done, the error will be
12 // calculated to determine the offset in pixels when drawing the line. Lastly, after the
13 // error is calculated, the output x and y values will be updated accordingly. By repeating
14 // this action starting from x0 y0, x and y reach the values of x1 and y1 and the line will
15 // stop drawing.
16
17 module line_drawer(
18     input logic clk, reset,
19
20     // x and y coordinates for the start and end points of the line
21     input logic [10:0] x0, x1,
22     input logic [10:0] y0, y1,
23
24     // outputs corresponding to the coordinate pair (x, y)
25     output logic [10:0] x,
26     output logic [10:0] y
27 );
28
29 /*
30  * You'll need to create some registers to keep track of things
31  * such as error and direction
32  * Example: */
33 logic signed [11:0] err, err_Next, err_Val, err_Temp;
34 logic [10:0] xa, xb, dx, deltax, xval, next_x;
35 logic [10:0] ya, yb, dy, deltay, yval, next_y, step_y;
36 logic [10:0] is_steep;
37
38 // this always_comb block is the core of the functionality of this module. Here there are
39 // five major components. The first component is determining dx and dy. First, change in x
40 // and change in y are determined. If change in y is greater than change in x, the slope is
41 // "steep". If the slope is "steep" dx is assigned change in y and dy is assigned change in x.
42 // otherwise, dx is change in x and dy is change in y. The next component simply assigns the first
43 // and last values of x and y and can be change depending on conditions such as if "steep" is true
44 // or x1>x0, etc. The third component is calculating the error. Since there are a limited number of
45 // pixels, the error determines how the pixels are distributed to form the straightest line. Thus,
46 // in the fourth component, the increments for updating the outputs x and y are determined using
47 // the error from the third component. Lastly, in the fifth component, the outputs x and y are
48 // updated using the combination of every component so far.
49 always_comb begin
50     deltax = (x1 > x0) ? (x1 - x0) : (x0 - x1);
51     deltay = (y1 > y0) ? (y1 - y0) : (y0 - y1);
52     is_steep = (deltay > deltax);
53     dx = !(is_steep) ? deltax : deltay;
54     dy = !(is_steep) ? deltay : deltax;
55
56     xa = (!is_steep & (x1 < x0)) ? x1 : (!is_steep & (x1 > x0)) ? x0 : (is_steep & (y1 < y0)) ? y1 : y0;
57     xb = (!is_steep & (x1 < x0)) ? x0 : (!is_steep & (x1 > x0)) ? x1 : (is_steep & (y1 < y0)) ? y0 : y1;
58     ya = (!is_steep & (x1 < x0)) ? y1 : (!is_steep & (x1 > x0)) ? y0 : (is_steep & (y1 < y0)) ? x1 : x0;
59     yb = (!is_steep & (x1 < x0)) ? y0 : (!is_steep & (x1 > x0)) ? y1 : (is_steep & (y1 < y0)) ? x0 : x1;
60
61     err_Temp = -(dx/2);
62     err_Val = err + dy;
63     err_Next = (err_Val >= 0) ? err_Val - dx : err_Val;
64
65     step_y = (ya < yb) ? 1 : -1;
66
67     next_x = xval + 1'b1;
68     next_y = (err_Val >= 0) ? yval + step_y : yval;
69
70     x = !(is_steep) ? xval : yval;
71     y = !(is_steep) ? yval : xval;
72 end
73
74 // this always_comb block is what updates the line every clock cycle. xval, yval, and err are
75 // being updated depending on the condition of the line. If reset is true, xval and yval are
76 // assigned to be the first x value and the first y value. It is set this way since depending
77 // on the coordinates given it is not simply xval <= x0 and yval <= y0. Next, if xval and yval
78 // equal the second x value and second y value, then xval, yval, and err remain the same. This
79 // indicates the line is done. If xval and yval dont equal their respective second values,
80 // xval, yval, and err are updated to be variables calculated in the always_comb block. This way,
81 // xval, yval, and err are incremented or decremented accordingly.
82 always_ff @(posedge clk) begin
83     if(reset) begin
84         xval <= xa;
85         yval <= ya;
86         err <= err_Temp;
87     end else begin
88         if(((xb == xval) && (yb == yval))) begin
89             xval <= xval;
90             yval <= yval;
91             err <= err;
92         end else begin
93             xval <= next_x;
94             yval <= next_y;
95             err <= err_Next;
96         end
97     end
98 end
99 endmodule
100
101
```

1.B) line_drawer.sv (testbench)

```
101
102
103 // line_drawer_testbench tests the expected and unexpected cases for this module. For this simulation,
104 // I tested what happens when the line is drawn diagonally, horizontally, and vertically. I also tested
105 // weird cases such as when x0 y0 and x1 y1 are making a "negative" slope. I went one step further and
106 // tested to see if flipping the coordinates will screw up the values.
107
108 module line_drawer_testbench();
109     logic clk, reset;
110
111     // x and y coordinates for the start and end points of the line
112     logic [10:0] x0, x1;
113     logic [10:0] y0, y1;
114
115     // outputs cooresponding to the coordinate pair (x, y)
116     logic [10:0] x;
117     logic [10:0] y;
118
119     line_drawer dut(.clk, .reset, .x0, .x1, .y0, .y1, .x, .y);
120
121     parameter clock_period = 100;
122
123     initial begin
124         clk <= 0;
125         forever #(clock_period / 2) clk <= ~clk;
126     end
127
128     initial begin
129         x0 <= 11'd10; x1 <= 11'd25;
130         y0 <= 11'd100; y1 <= 11'd100;
131         reset <= 1;                                     @(posedge clk);
132         reset <= 0;                                     @(posedge clk);
133         repeat(20)                                     @(posedge clk);
134         x0 <= 11'd100; x1 <= 11'd100;
135         y0 <= 11'd20; y1 <= 11'd30;
136         reset <= 1;                                     @(posedge clk);
137         reset <= 0;                                     @(posedge clk);
138         repeat(12)                                     @(posedge clk);
139         x0 <= 11'd100; x1 <= 11'd110;
140         y0 <= 11'd100; y1 <= 11'd110;
141         reset <= 1;                                     @(posedge clk);
142         reset <= 0;                                     @(posedge clk);
143         repeat(20)                                     @(posedge clk);
144         x0 <= 11'd200; x1 <= 11'd190;
145         y0 <= 11'd200; y1 <= 11'd190;
146         reset <= 1;                                     @(posedge clk);
147         reset <= 0;                                     @(posedge clk);
148         repeat(20)                                     @(posedge clk);
149         $stop;
150     end
151 endmodule
152
153
```

1.C) DE1_SoC.sv (code)

```

1  // Brian Dallaire
2  // 05/07/2021
3  // EE 371
4  // Lab 3 Task 1
5
6  // DE1_SoC takes the 1-bit input CLOCK_50, 4-bit input KEY, 10-bit input SW, and outputs
7  // 6, 7-bit outputs HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, 10-bit output LEDR, 8-bit outputs
8  // VGA_R, VGA_G, VGA_B, outputs VGA_BLANK_N, VGA_CLK, VGA_HS, VGA_SYNC_N, and VGA_VS. The
9  // main purpose of this module is to instantiate all of the modules in this project and
10 // connect them together to output the desired outputs onto the FPGA. DE1_SoC for task 1
11 // connects line_drawer to VGA_framebuffer to draw lines onto the VGA display using the
12 // given coordinates for x0, y0, x1, and y1.
13
14 module DE1_SoC (HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, KEY, LEDR, SW, CLOCK_50,
15                VGA_R, VGA_G, VGA_B, VGA_BLANK_N, VGA_CLK, VGA_HS, VGA_SYNC_N, VGA_VS);
16
17     output logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
18     output logic [9:0] LEDR;
19     input logic [3:0] KEY;
20     input logic [9:0] SW;
21
22     input CLOCK_50;
23     output [7:0] VGA_R;
24     output [7:0] VGA_G;
25     output [7:0] VGA_B;
26     output VGA_BLANK_N;
27     output VGA_CLK;
28     output VGA_HS;
29     output VGA_SYNC_N;
30     output VGA_VS;
31
32     assign HEX0 = '1;
33     assign HEX1 = '1;
34     assign HEX2 = '1;
35     assign HEX3 = '1;
36     assign HEX4 = '1;
37     assign HEX5 = '1;
38     assign LEDR = SW;
39
40     logic [10:0] x0, x1, x;
41     logic [10:0] y0, y1, y;
42     logic frame_start;
43     logic pixel_color;
44
45
46     ////////// DOUBLE_FRAME_BUFFER //////////
47     logic dfb_en;
48     assign dfb_en = 1'b0;
49     //////////
50
51     // VGA_framebuffer takes the 1-bit inputs clk, rst, pixel_color, pixel_write, and dfb_en and
52     // the 10-bit inputs x and y and outputs the 1-bit output frame_start, 8-bit outputs VGA_R,
53     // VGA_G, and VGA_B, and outputs the 1-bit outputs VGA_CLK, VGA_HS, VGA_VS, VGA_BLANK_N, and
54     // VGA_SYNC_N. The main purpose of this module is to provide the timing and double_buffering
55     // to the VGA port. For this lab and task 1, this module is used to provide I/O timing and
56     // displaying the line onto the VGA display. The double buffering is not enabled in this lab.
57     VGA_framebuffer fb(.clk(CLOCK_50), .rst(1'b0), .x, .y,
58                       .pixel_color, .pixel_write(1'b1), .dfb_en, .frame_start,
59                       .VGA_R, .VGA_G, .VGA_B, .VGA_CLK, .VGA_HS, .VGA_VS,
60                       .VGA_BLANK_N, .VGA_SYNC_N);
61
62     // line_drawer takes the 1-bit inputs clk and reset and the 11-bit inputs x0, y0, x1, and y1
63     // and outputs the 11-bit outputs x and y. The main purpose of this module is to draw a line
64     // between (x0, y0) and (x1, y1). To do this, the outputs x and y determine what pixel will be
65     // drawn and line_drawer will output a different x and y pair many times to draw the line
66     // one-pixel at a time. The outputs x and y for this module are just values, and the drawing
67     // part is done through VGA_framebuffer
68     line_drawer lines (.clk(CLOCK_50), .reset(SW[9]),
69                      .x0, .y0, .x1, .y1, .x, .y);
70
71     // draw a line using this coordinates
72     assign x0 = 40;
73     assign y0 = 40;
74     assign x1 = 70;
75     assign y1 = 50;
76
77     //assign pixel_color = 1'b1; // for testbench, comment out 3 lines below
78     initial pixel_color = 1'b0;
79
80     // this always_ff block is combined with the initial statement and is used to change the color
81     // of the pixel from black to white after a reset. This is to prevent any unwanted lines to be
82     // drawn in white before a reset is done
83     always_ff @(posedge CLOCK_50) begin
84         if (SW[9]) pixel_color <= 1'b1;
85     end
86 endmodule
87

```

1.D) DE1_SoC.sv (testbench)

```
88 // DE1_SoC_testbench tests the expected and unexpected cases for this module. For this test bench,
89 // the assigned values for x0, y0, x1, and y1 need to be manually changed from the DE1_SoC code.
90 // thus, I simply reset once and let the clock cycles run until the desired output is there. |
91
92 module DE1_SoC_testbench();
93
94     logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
95     logic [9:0] LEDR;
96     logic [3:0] KEY;
97     logic [9:0] SW;
98
99     logic CLOCK_50;
100     logic [7:0] VGA_R;
101     logic [7:0] VGA_G;
102     logic [7:0] VGA_B;
103     logic VGA_BLANK_N;
104     logic VGA_CLK;
105     logic VGA_HS;
106     logic VGA_SYNC_N;
107     logic VGA_VS;
108
109     DE1_SoC dut (.HEX0, .HEX1, .HEX2, .HEX3, .HEX4, .HEX5, .KEY, .LEDR, .SW, .CLOCK_50,
110     .VGA_R, .VGA_G, .VGA_B, .VGA_BLANK_N, .VGA_CLK, .VGA_HS, .VGA_SYNC_N, .VGA_VS);
111
112     parameter clock_period = 100;
113
114     initial begin
115         CLOCK_50 <= 0;
116         forever #(clock_period / 2) CLOCK_50 <= ~CLOCK_50;
117     end
118
119     initial begin
120         SW[9] <= 1; @(posedge CLOCK_50);
121         SW[9] <= 0; repeat(100) @(posedge CLOCK_50);
122         $stop;
123     end
124 endmodule
```


Task #2 Modules

2.A) line_drawer.sv (code)

```
1 // Brian Dallaire
2 // 05/07/2021
3 // EE 371
4 // Lab 3 Task 2
5
6 // line_drawer takes the 1-bit inputs clk and reset and 11-bit inputs x0, y0, x1, and y1 and
7 // outputs the 11-bit outputs x and y and 1-bit output done. This module is used to draw a
8 // line in a VGA display using the x0, y0, x1, and y1 inputs as (x,y) coordinates. By having
9 // two coordinates in different locations, a line will be drawn. This is done by first calculating
10 // the change in x coordinates and y coordinates. Then, it will be determined if the slope is
11 // "steep" to see if the dx and dy values need to be flipped. Once this is done, the error will
12 // be calculated to determine the offset in pixels when drawing the line. Lastly, after the error
13 // is calculated, the output x and y values will be updated accordingly. By repeating this action
14 // starting from x0 y0, x and y reach the values of x1 and y1 and the line will stop drawing.
15
16 module line_drawer(
17     input logic clk, reset,
18
19     // x and y coordinates for the start and end points of the line
20     input logic [10:0] x0, x1,
21     input logic [10:0] y0, y1,
22
23     // outputs corresponding to the coordinate pair (x, y)
24     output logic [10:0] x,
25     output logic [10:0] y,
26     output logic done
27 );
28
29
30 logic signed [11:0] err, err_Next, err_Val, err_Temp;
31 logic [10:0] xa, xb, dx, deltax, xval, next_x;
32 logic [10:0] ya, yb, dy, deltay, yval, next_y, step_y;
33 logic [10:0] is_steep;
34
35 // this always_comb block is the core of the functionality of this module. Here there are
36 // five major components. The first component is determining dx and dy. First, change in x
37 // and change in y are determined. If change in y is greater than change in x, the slope is
38 // "steep". If the slope is "steep" dx is assigned change in y and dy is assigned change in x.
39 // Otherwise, dx is change in x and dy is change in y. The next component simply assigns the first
40 // and last values of x and y and can be change depending on conditions such as if "steep" is true
41 // or x1>x0, etc. The third component is calculating the error. Since there are a limited number of
42 // pixels, the error determines how the pixels are distributed to form the straightest line. Thus,
43 // in the fourth component, the increments for updating the outputs x and y are determined using
44 // the error from the third component. Lastly, in the fifth component, the outputs x and y are
45 // updated using the combination of every component so far.
46
47 always_comb begin
48     deltax = (x1 > x0) ? (x1 - x0) : (x0 - x1);
49     deltay = (y1 > y0) ? (y1 - y0) : (y0 - y1);
50     is_steep = (deltay > deltax);
51     dx = !(is_steep) ? deltax : deltay;
52     dy = !(is_steep) ? deltay : deltax;
53
54     xa = (is_steep & (x1 < x0)) ? x1 : (!is_steep & (x1 > x0)) ? x0 : (is_steep & (y1 < y0)) ? y1 : y0;
55     xb = (is_steep & (x1 < x0)) ? x0 : (!is_steep & (x1 > x0)) ? x1 : (is_steep & (y1 < y0)) ? y0 : y1;
56     ya = (is_steep & (x1 < x0)) ? y1 : (!is_steep & (x1 > x0)) ? y0 : (is_steep & (y1 < y0)) ? x1 : x0;
57     yb = (is_steep & (x1 < x0)) ? y0 : (!is_steep & (x1 > x0)) ? y1 : (is_steep & (y1 < y0)) ? x0 : x1;
58
59     err_Temp = -(dx/2);
60     err_Val = err + dy;
61     err_Next = (err_Val >= 0) ? err_Val - dx : err_Val;
62
63     step_y = (ya < yb) ? 1 : -1;
64
65     next_x = xval + 1'b1;
66     next_y = (err_Val >= 0) ? yval + step_y : yval;
67
68     x = !(is_steep) ? xval : yval;
69     y = !(is_steep) ? yval : xval;
70 end
71
72 // this always_comb block is what updates the line every clock cycle. xval, yval, and err are
73 // being updated depending on the condition of the line. If reset is true, xval and yval are
74 // assigned to be the first x value and the first y value. It is set this way since depending
75 // on the coordinates given it is not simply xval <= x0 and yval <= y0. Next, if xval and yval
76 // equal the second x value and second y value, then xval, yval, and err remain the same. This
77 // indicates the line is done. If xval and yval don't equal their respective second values,
78 // xval, yval, and err are updated to be variables calculated in the always_comb block. This way,
79 // xval, yval, and err are incremented or decremented accordingly. Additionally, "done" is true
80 // when xb == xval and yb == yval. This indicates the line has finished drawing, or reached the end
81
82 always_ff @(posedge clk) begin
83     if(reset) begin
84         xval <= xa;
85         yval <= ya;
86         err <= err_Temp;
87         done <= 0;
88     end else begin
89         if(((xb == xval) && (yb == yval))) begin
90             xval <= xval;
91             yval <= yval;
92             err <= err;
93             done <= 1;
94         end else begin
95             xval <= next_x;
96             yval <= next_y;
97             err <= err_Next;
98             done <= 0;
99         end
100     end
101 end
102 endmodule
```

2.B) line_drawer.sv (testbench)

```
101
102 // line_drawer_testbench tests the expected and unexpected cases for this module. For this simulation,
103 // I tested what happens when the line is drawn diagonally, horizontally, and vertically. I also tested
104 // weird cases such as when x0 y0 and x1 y1 are making a "negative" slope. I went one step further and
105 // tested to see if flipping the coordinates will screw up the values.
106 module line_drawer_testbench();
107     logic clk, reset;
108
109     // x and y coordinates for the start and end points of the line
110     logic [10:0] x0, x1;
111     logic [10:0] y0, y1;
112
113     // outputs cooresponding to the coordinate pair (x, y)
114     logic [10:0] x;
115     logic [10:0] y;
116
117     line_drawer dut(.clk, .reset, .x0, .x1, .y0, .y1, .x, .y);
118
119     parameter clock_period = 100;
120
121     initial begin
122         clk <= 0;
123         forever #(clock_period / 2) clk <= ~clk;
124     end
125
126     initial begin
127         x0 <= 11'd10; x1 <= 11'd25;
128         y0 <= 11'd100; y1 <= 11'd100;
129         reset <= 1;
130         reset <= 0;
131         repeat(20)
132             x0 <= 11'd100; x1 <= 11'd100;
133             y0 <= 11'd20; y1 <= 11'd30;
134             reset <= 1;
135             reset <= 0;
136             repeat(12)
137                 x0 <= 11'd100; x1 <= 11'd110;
138                 y0 <= 11'd100; y1 <= 11'd110;
139                 reset <= 1;
140                 reset <= 0;
141                 repeat(20)
142                     x0 <= 11'd200; x1 <= 11'd190;
143                     y0 <= 11'd200; y1 <= 11'd190;
144                     reset <= 1;
145                     reset <= 0;
146                     repeat(20)
147                         $stop;
148     end
149 endmodule
150
151
```

2.C) line_controller.sv (code)

```

1  // Brian Dallaire
2  // 05/07/2021
3  // EE 371
4  // Lab 3 Task 2
5
6  // line_controller takes the 1-bit inputs clk, reset, and done and outputs the 1-bit output start,
7  // the 11-bit outputs x0, x1, y0, and y1, and the 1-bit output pixel_color. The main purpose of this
8  // module is to send to the VGA display and line_drawer the initial and final coordinates and the
9  // pixel color. Additionally, it will reset line_drawer using the "start" variable. Essentially,
10 // this module acts as a system that automatically goes through many coordinates to draw and erase
11 // many lines to form an animation. The goal is to form an animation where the line stretched out
12 // to both edges goes in circles, clockwise.
13
14 module line_controller (clk, reset, done, start, x0, x1, y0, y1, pixel_color);
15
16     input logic clk, reset, done;
17     output logic start;
18     output logic [10:0] x0, x1, y0, y1;
19     output logic pixel_color;
20
21     logic stepx, stepy, flip;
22
23     enum {eraseLine, horizontal, vertical} ps, ns;
24
25 // this always_comb block takes the states eraseLine, horizontal, and vertical and updates specific
26 // variables to achieve desired behavior. eraseLine is the core of this block, as it has the most
27 // conditions and determines the most complex behaviors of the animation. When in eraseLine, pixel
28 // color is 0, so the current line that was just drawn is erased. When in horizontal, the line moves
29 // clockwise against the top and bottom walls of the display, only requiring x values to increment.
30 // when in vertical, the line moves clockwise against the left and right walls, only requiring the
31 // y values to change. Going through these states will form the desired animation behavior.
32 always_comb begin
33     case(ps)
34         eraseLine : begin
35             if(done & (x0 != 11'b01010000000) & !start) begin
36                 pixel_color = 1'b0;
37                 flip = 1'b0;
38                 stepx = 1'b1;
39                 stepy = 1'b0;
40                 ns = horizontal;
41             end else if (done & (x0 == 11'b01010000000) & (y0 != 11'b00111100000) & !start) begin
42                 pixel_color = 1'b0;
43                 flip = 1'b0;
44                 stepx = 1'b0;
45                 stepy = 1'b1;
46                 ns = vertical;
47             end else if (done & (y0 == 11'b00111100000) & (x0 == 11'b01010000000) & !start) begin
48                 pixel_color = 1'b0;
49                 flip = 1'b1;
50                 stepx = 1'b1;
51                 stepy = 1'b0;
52                 ns = horizontal;
53             end else begin
54                 pixel_color = 1'b0;
55                 flip = 1'b0;
56                 stepx = 1'b0;
57                 stepy = 1'b0;
58                 ns = eraseLine;
59             end
60         end
61         horizontal : begin
62             pixel_color = 1'b1;
63             flip = 1'b0;
64             stepx = 1'b0;
65             stepy = 1'b0;
66             if(done & !start)
67                 ns = eraseLine;
68             else
69                 ns = horizontal;
70         end
71         vertical : begin
72             pixel_color = 1'b1;
73             flip = 1'b0;
74             stepx = 1'b0;
75             stepy = 1'b0;
76             if(done & !start)
77                 ns = eraseLine;
78             else
79                 ns = vertical;
80         end
81     endcase
82 end
83
84 // this always_ff block is used to increment multiple values and change the present state. When reset,
85 // the coordinates will update to the original position. When the animation makes a full circle,
86 // the values for (x0, y0) and (x1, y1) need to be flipped to keep the system simple. Otherwise,
87 // every time a line is done, it will increment the coordinates accordingly. Whenever done or reset is
88 // true, start will be true. This will reset the line_drawer module. If reset and done are not true,
89 // the coordinates remain the same and line_drawer will continue to behave as normal.
90 always_ff @(posedge clk) begin
91     if(reset) begin
92         ps <= eraseLine;
93         x0 <= 11'b000000000001; // 1;
94         y0 <= 11'b000000000000; // 0;
95         x1 <= 11'b010011111111; // 639
96         y1 <= 11'b001111000000; // 480
97         start <= 1;
98     end else begin
99         if(flip & done) begin
100             x0 <= 11'b000000000001;
101             y0 <= 11'b000000000000;
102             x1 <= 11'b010011111111;
103             y1 <= 11'b001111000000;
104             start <= 1;
105         end else if (done) begin
106             x0 <= x0 + stepx;
107             y0 <= y0 + stepy;
108             x1 <= x1 - stepx;
109             y1 <= y1 - stepy;
110             start <= 1;
111         end else begin
112             x0 <= x0;
113             y0 <= y0;
114             x1 <= x1;
115             y1 <= y1;
116             start <= 0;
117         end
118     end
119     ps <= ns;
120 end
121 endmodule
122
123
124
125
126
127
128

```

2.D) line_controller.sv (testbench)

```
128
129 // line_controller_testbench tests the expected and unexpected cases for this module and if the system
130 // cycles through properly. Because there are no inputs other than reset and done that can be toggled
131 // manually, I simply toggled reset once, then toggled done 4000 times to make sure the animation reaches
132 // full circle. The cases to look for were when the state transitioned from horizontal to vertical, then
133 // vertical back to horizontal when flip is true.
134 module line_controller_testbench();
135     logic clk, reset, done;
136     logic start;
137     logic [10:0] x0, x1, y0, y1;
138     logic pixel_color;
139
140     line_controller dut(.clk, .reset, .done, .start, .x0, .x1, .y0, .y1, .pixel_color);
141
142     parameter clock_period = 100;
143
144     initial begin
145         clk <= 0;
146         forever #(clock_period / 2) clk <= ~clk;
147     end
148     initial begin
149         reset <= 1; done <= 0; @(posedge clk);
150         repeat(4000) begin
151             reset <= 0; done <= 0; repeat(2)@(posedge clk);
152             reset <= 0; done <= 1; @(posedge clk);
153         end
154         reset <= 1; @(posedge clk);
155         reset <= 0; repeat(20)@(posedge clk);
156         $stop;
157     end
158 endmodule
159
```

2.E) clock_divider.sv (code and testbench)

```
1 // Brian Dallaire
2 // 05/07/2021
3 // EE 371
4 // Lab 3 Task 2
5
6 // clock_divider takes the 1-bit inputs clk and reset and outputs the 32 bit output
7 // divided_clocks. The purpose of this module is to slow down the clock that is inputted
8 // by a specific amount. If the user calls this module and uses divided_clocks[25] for example,
9 // the outputted clock frequency would be 0.75Hz instead of the 50MHz clock from CLOCK_50.
10
11 /* divided_clocks[0] = 25MHz, [1] = 12.5Mhz, ...
12    [23] = 3Hz, [24] = 1.5Hz, [25] = 0.75Hz, ... */
13 module clock_divider (clk, reset, divided_clocks);
14     input logic clk, reset;
15     output logic [31:0] divided_clocks = 0;
16
17     // always_ff block that increments divided_clocks by 1. Once divided clocks is full,
18     // it will output as one clock cycle. Thus, the bigger the array the slower the clock
19     always_ff @(posedge clk) begin
20         divided_clocks <= divided_clocks + 1;
21     end
22 endmodule
23
24 // clock_divider_testbench tests the functionality of divided_clocks. It showcases how
25 // every increment divided clocks becomes closer to full.
26
27 module clock_divider_testbench();
28     logic clk, reset;
29     logic [31:0] divided_clocks = 0;
30
31     clock_divider dut(.clk, .reset, .divided_clocks);
32
33     parameter CLOCK_PERIOD=100;
34     initial begin
35         clk <= 0;
36         forever #(CLOCK_PERIOD/2) clk <= ~clk; // Forever toggle the clock
37     end
38
39     initial begin
40         reset <= 1;
41         reset <= 0; repeat(2000)@(posedge clk);
42         $stop;
43     end
44 endmodule
45
```

2.F) DE1_SoC.sv (code)

```

1  // Brian Dallaire
2  // 05/07/2021
3  // EE 371
4  // Lab 3 Task 2
5
6  // DE1_SoC takes the 1-bit input CLOCK_50, 4-bit input KEY, 10-bit input SW, and outputs
7  // 6, 7-bit outputs HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, 10-bit output LEDR, 8-bit outputs
8  // VGA_R, VGA_G, VGA_B, outputs VGA_BLANK_N, VGA_CLK, VGA_HS, VGA_SYNC_N, and VGA_VS. The
9  // main purpose of this module is to instantiate all of the modules in this project and
10 // connect them together to output the desired outputs onto the FPGA. DE1_SoC for task 1
11 // connects line_drawer to VGA_framebuffer to draw lines onto the VGA display using the
12 // given coordinates for x0, y0, x1, and y1.
13
14 module DE1_SoC (HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, KEY, LEDR, SW, CLOCK_50,
15                VGA_R, VGA_G, VGA_B, VGA_BLANK_N, VGA_CLK, VGA_HS, VGA_SYNC_N, VGA_VS);
16
17     output logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
18     output logic [9:0] LEDR;
19     input logic [3:0] KEY;
20     input logic [9:0] SW;
21
22     input CLOCK_50;
23     output [7:0] VGA_R;
24     output [7:0] VGA_G;
25     output [7:0] VGA_B;
26     output VGA_BLANK_N;
27     output VGA_CLK;
28     output VGA_HS;
29     output VGA_SYNC_N;
30     output VGA_VS;
31
32     assign HEX0 = '1;
33     assign HEX1 = '1;
34     assign HEX2 = '1;
35     assign HEX3 = '1;
36     assign HEX4 = '1;
37     assign HEX5 = '1;
38     assign LEDR = SW;
39
40     logic [10:0] x0, x1, x;
41     logic [10:0] y0, y1, y;
42     logic frame_start;
43     logic pixel_color;
44     logic done, start;
45
46
47     ////////// DOUBLE_FRAME_BUFFER //////////
48     logic dfb_en;
49     assign dfb_en = 1'b0;
50     //////////
51
52     logic [31:0] div_clk;
53
54     // clock_divider takes the 1-bit inputs clk and reset and outputs the 32 bit output
55     // div_clk. The purpose of this module is to slow down CLOCK_50 for on-board demonstration.
56     // using the value div_clk[25] will make the clock 0.75 Hz instead of 50MHz like CLOCK_50
57     clock_divider cddiv (.clk(CLOCK_50),
58                         .reset(~KEY[0]),
59                         .divided_clocks(div_clk));
60
61     logic clkselect; // for easy switching between clocks
62     assign clkselect = CLOCK_50; // for simulation
63     //assign clkselect = div_clk[7]; // for board
64
65
66     // VGA_framebuffer takes the 1-bit inputs clk, rst, pixel_color, pixel_write, and dfb_en and
67     // the 10-bit inputs x and y and outputs the 1-bit output frame_start, 8-bit outputs VGA_R,
68     // VGA_G, and VGA_B, and outputs the 1-bit outputs VGA_CLK, VGA_HS, VGA_VS, VGA_BLANK_N, and
69     // VGA_SYNC_N. The main purpose of this module is to provide the timing and double buffering
70     // to the VGA port. For this lab and task 1, this module is used to provide I/O timing and
71     // displaying the line onto the VGA display. The double buffering is not enabled in this lab.
72     VGA_framebuffer fb(.clk(CLOCK_50), .rst(1'b0), .x, .y,
73                     .pixel_color, .pixel_write(1'b1), .dfb_en, .frame_start,
74                     .VGA_R, .VGA_G, .VGA_B, .VGA_CLK, .VGA_HS, .VGA_VS,
75                     .VGA_BLANK_N, .VGA_SYNC_N);
76
77     // line_controller takes the 1-bit inputs clk, reset, and done and outputs the 11-bit outputs
78     // x0, x1, y0, and y1 and the 1-bit outputs start and pixel_color. The main purpose of this
79     // module is to update the coordinates, tell line_drawer when to draw, and change the pixel
80     // color for the VGA display to create an animation effect.
81     line_controller FSM (.clk(clkselect), .reset(SW[9]), .done, .start, .x0, .x1, .y0, .y1, .pixel_color);
82
83     // line_drawer takes the 1-bit inputs clk, reset, and start and the 11-bit inputs x0, y0, x1, and y1
84     // and outputs the 11-bit outputs x and y and 1-bit output done. The main purpose of this module is
85     // to draw a line between (x0, y0) and (x1, y1). To do this, the outputs x and y determine what pixel
86     // will be drawn and line_drawer will output a different x and y pair many times to draw the line
87     // one-pixel at a time. The outputs x and y for this module are just values, and the drawing
88     // part is done through VGA_framebuffer.
89     line_drawer lines (.clk(clkselect), .reset(start),
90                     .x0, .y0, .x1, .y1, .x, .y, .done);
91
92 endmodule

```

2.G) DE1_SoC.sv (testbench)

```
93 // DE1_SoC_testbench tests the expected and unexpected situations for this task. In this simulation,
94 // I tested to see if after reset the input coordinates will cycle and flip after one cycle properly.
95 // To do this, however, I needed many cycles. Here I did 2 million cycles simply because my computer
96 // can handle it, but the smart thing to do would have been to parameterize my line_controller or
97 // simply reduce the range the line_controller operates in. That being said, the cycle did work
98 // and properly flips the coordinates at the right time.
99 module DE1_SoC_testbench();
100
101     logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
102     logic [9:0] LEDR;
103     logic [3:0] KEY;
104     logic [9:0] SW;
105
106     logic CLOCK_50;
107     logic [7:0] VGA_R;
108     logic [7:0] VGA_G;
109     logic [7:0] VGA_B;
110     logic VGA_BLANK_N;
111     logic VGA_CLK;
112     logic VGA_HS;
113     logic VGA_SYNC_N;
114     logic VGA_VS;
115
116     DE1_SoC dut (.HEX0, .HEX1, .HEX2, .HEX3, .HEX4, .HEX5, .KEY, .LEDR, .SW, .CLOCK_50,
117     .VGA_R, .VGA_G, .VGA_B, .VGA_BLANK_N, .VGA_CLK, .VGA_HS, .VGA_SYNC_N, .VGA_VS);
118
119     parameter clock_period = 100;
120
121     initial begin
122         CLOCK_50 <= 0;
123         forever #(clock_period / 2) CLOCK_50 <= ~CLOCK_50;
124     end
125
126     initial begin
127         SW[9] <= 1; @(posedge CLOCK_50);
128         SW[9] <= 0; repeat(2000000) @(posedge CLOCK_50);
129         $stop;
130     end
131 endmodule
```