## Lab 4 Sign Off Sheet

## CMPE 530/630 Digital IC Design Lab 4. Layout of CMOS Logic Gates

Student's Name: Brin Landy Section (circle one): Wednesday/Frie

In Lab Performance	Point Value	Points Earned	TA/Instructor Sign	
Stick diagram of CMOS inverter	10	10	Aut	
Good LVS report (smiley face) and good DRC	20	20	and If	
PEX timing results (tables 3 and 4 in lab writeup)	10	(0)	augher	

Report  Abstract		Point Value	Points Earned	
		5	×	
Design Discussion	ıs	10		
Results and Analysis	Data table, waveforms	15	* E Orași	ownerse.
	Analysis & explanation	15		Parton
Conclusion		5		