


# Brian Landy Digital IC design HW4

- 1) Rising and falling propagation delay of worst case gate that implements  $(A+B)(C+D)$  i.e.  
Do with RC delay + E/more delay



$$T_{fall} = \frac{R}{2} \cdot 10C + R \cdot 10C$$

$$T_{fall/2} = \frac{R}{2} \cdot 10C + R \cdot 10C$$

$$5RC + 10RC$$



$(A+B)(C+D) \rightarrow 1$       o/p  $(A+B)(C+D) \rightarrow 0$

$\rightarrow (A+B)(C+D)$        $\rightarrow ACD$

R+C delay rise + fall

Electrically isolated from VDD

Worst case  
Rise:  
 $16RC$   
Worst case,  
fall:  $15RC$



Rise

$T_{rise} \text{ case 1} \rightarrow \frac{R}{2} \cdot 8C + R \cdot 10C = 14RC$

$T_{rise} \text{ case 2} \rightarrow \frac{R}{2} \cdot 12C + R \cdot 10C = 16RC$

$6RC + 10RC$

