

## **CMPE 160 Laboratory Exercise 3**

### **Arithmetic Logic Unit**

Brian Landy  
Performed March 25<sup>th</sup>, 2017  
Submitted March 25<sup>th</sup>, 2017

Lab Section L2  
Instructor: Tejaswini Ananthanarayana  
TA: Barry Wu

Lecture Section 2  
Professor: Richard Cliver

By submitting this report, you attest that you neither have given nor have received any assistance (including writing, collecting data, plotting figures, tables or graphs, or using previous student reports as a reference), and you further acknowledge that giving or receiving such assistance will result in a failing grade for this course.

Your Signature: \_\_\_\_\_


<b>Table of Contents</b>	
<b>Abstract</b>	<b>3</b>
<b>Design Methodology</b>	<b>3</b>
<b>Results</b>	<b>6</b>
<b>Conclusion</b>	<b>9</b>
<b>Appendix</b>	<b>9</b>

## Abstract

This exercise established understanding in designing and testing an arithmetic logic unit that is scalable with generics. The arithmetic logic unit has many functions which include N bit addition, subtraction, bitwise logic, logical left and right shifts, arithmetic right shifts, and N/2 bit multiplication. The objective was to design the modules and test benches for this logic unit and simulate the results for testing. This ALU was then programmed to an FPGA and tested on hardware. The largest concepts developed in this lab were working with generics to create a scalable ALU and understand that exhaustive testing is important and should be performed. ALUs are an important hardware component that allow for mathematical and logical operations to be performed without an additional software programming. This reduces code size and simplifies programming in many cases. The objectives of this lab were accomplished by building each internal component and then testing each component separately. After these tests provided correct results, a larger component was built with smaller components and was tested and results were observed for correctness. The results were correct and simulation demonstrated proper and ideal functionality of this ALU. The lab was a success.

## Design Methodology

An ALU is an arithmetic logic unit which is comprised of 4 smaller components and a select. All 4 operations are performed and the control bit selects the ideal output for the operation. There are 3 inputs, Input 1, Input 2 and Control. There is only one output. With these small design points, an over view of the top level of the ALU was constructed. Figure 1 is the top level block diagram for the ALU.



**Figure 1 – ALU top level block diagram**

In figure 1, all three input bits flow to each component, and there is a mux to select the ideal output for the operation performed. This design is also meant to be scalable. So, each input and output had to be n bits wide except for control. All operations had to take size of a vector into consideration. The control bit acted as a select in the end, but was also used to determine functionality of each component as well. Table 1 demonstrates the control inputs required for a specific process to be performed.

**Table 1 – ALU process select with control bit**

<b>OPERATION</b>	<b>CONTROL</b>
Add	0100
Subtract	0101
Multiply	0110
OR	1000
NOT	1001
AND	1010
XOR	1011
Left Logical Shift	1100
Right Logical Shift	1101
Right Arithmetic Shift	1110


To create the ALU, each component was created individually and the ALU was assembled using structural architecture in VHDL. The code for this can be found in the appendix. The ripple carry adder and subtracter is one unit that is a series of full adders that are one bit in size. This performs both addition and subtraction by using XOR gates on one input. Each input bit is placed in an XOR with the Carry in, allowing it to behave like a subtracter circuit as well. Each one-bit full adder's carry out flows into the next full adders carry in and the total n bit sum is recorded as the sum out of each nth place adder. The carry out is discarded. The last bit of the control input determined addition or subtraction. The ripple carry source code can be found in the appendix.

To construct the N bit shifter, a dataflow approach was taken. There are three shift operations that can take place. These are regulated by the last two bits of the bit control. If a 00 is detected, a logical left shift will be performed a number of times specified by the input 2 value on input 1. The values of shifts range from 0 to the ceiling of the log base 2 of the 2<sup>nd</sup> input -1. Thus for a 16-bit value, shifting can happen anywhere from 0 to 15 times. If control is a 01, a logical right shift will be performed. For logical shifts, a certain amount of Input 1 will be kept and moved over Input2 number of times. Then a complimentary portion of a zeroes vector will be appended to either side depending on the direction of the shift. When control is equal to 1110, an arithmetic right shift will be performed. An arithmetic right shift is a shift that preserves the sign bit. The operation is the same as the logical right shift when the first bit is a 0. When the first bit is a 1, the vector appended to the MSB side will be a complimentary portion of the all 1's vector. This way, the sign is preserved. If control is equal to 1111, the output is the original value of Input1 and no shift is performed. The main shift code can be found in the appendix.

For the bitwise logic block, there are 2 N bit inputs and a control which will select one of 4 logical operators. When control is 1000, output is Input1 or Input2. When control is 1001, output is the inversion of Input1 and Input 2 is ignored entirely. When control selects the XOR and the AND, output is that function performed on Input1 and Input2, much like the OR selection. This was created using a dataflow architecture. The code for this logic block can be found in the appendix.

For the multiplier, the output is N bits wide and the inputs are N/2 bits wide. This is because when 2 binary numbers are multiplied, the maximum number of places of the output is double the 2 numbers multiplied. For example, 2 4 bit binary numbers will multiply and create 1 8-bit output. This multiplier is comprised of and gates and full

adders. For a 4 by 4 multiplication, there is a 2D array of and gates that is a 4 by 4 array. There is a 3 by 4 array of full adders, as the first row is not considered because there are only AND gates and no full adders. Figure 2 is a 4 by 4 multiplier circuit. This design was followed for the n bit multiplier in the ALU.



**Figure 2 – Multiplier circuit**

The multiplier in figure 2 is composed structurally of one bit full adders and AND gates. The multiplier in figure 2 is a 4 by 4 multiplier circuit that results in an 8 bit output. The multiplier was create by using generate statements that ran in nested loops. These loops spanned a width of 4 and depth of 4 for the adder circuit and a width of 4 and depth of 3 for the full adder circuit. The numbers mentioned are defined in terms of a generic number N. In this case, N is assumed to be four. There will always be one less row in the full adder arrays of signals. There are three 2D arrays in total. This can be seen in the code for the multiplier in the appendix. The multiplier code located in the appendix.

A multiplexer was used in this exercise, but was not made structurally. The multiplexer was a series of conditional statements that behave like a multiplexer but allow for more cases than a multiplexer. This is because an ideal 4to1 mux can not be

used. The first 2 bits of control for addition, subtraction and multiplication are all 01. This means that a multiplexer receiving the first 2 bits of control would send out the wrong information because the same control bit references 2 components of the ALU. A conditional structure of if/else was set up and compared the first three values of the control bit to distinguish a difference between multiplication and addition. The multiplexer had 4 inputs, and they were the n bit wide internal signals output by each component. The output of this mux was the output of the ALU. The code for this component can be found in the code for the ALU in the appendix.

## Results

Many tests were performed to verify functionality of the ALU. An exhaustive test bench was constructed for the multiplier that tested every multiplication from 00 by 00 to FF by FF. This code can be found in the appendix. A text file was created and populated with VHDL text IO. This created a file for 8 bit by 8-bit multiplication that was around 65,600 lines long. That was done in the first process in the multiplier test bench. A second process in the multiplier test bench iterated through each line and compared the expected product out with the product out of the multiplier circuit. This test is a good way to test but there needs to be a test for the test. So 2 specific multiplications in the text file were made incorrect so the test bench would catch the 2 values that didn't match up. This worked as expected with assert and report statements. The testbench simulation would output error to the console window if the results did not match. Figure 3 shows the simulation results of the multiplier for a small sample range of values to show correctness. Figure 3 can be found in the appendix.

To make sure the test bench was working correctly, 2 lines were changed. The simulation of this new text file caught 2 expected errors. These reported errors are seen in figure 4 which is the console window after simulation.



```

Finished circuit initialization process.
ISim>
# run 100.00us
at 11960 ns: Error: error
ISim>
# run 100000.00us
at 1310420 ns: Error: error
ISim>
  
```

**Figure 4 – incorrect multiplier results**

After the multiplier was determined to be correct, overall ALU functionality was tested for a 16 bit set of operations. The ALU test bench tested operations in order, starting with addition, followed by subtraction, multiplication, logic, then shifts. Figure 5 is a small sample range of tests that show addition is functional for the ALU. Figure 5 can be found in the appendix.


Subtraction testing worked similar to addition testing. Figure 6 is the waveform for the ALU simulation for subtraction. It can be found in the appendix. It shows 16-bit subtraction.

A small sample of multiplication results were captured from the ALU test bench as well. Figure 7 is the ALU multiplication results captured from the simulation of the ALU. Figure 7 is in the appendix.

Testing the bitwise logic component was completed with a series of non trivial tests. Figure 8 is a series of tests that test the entire logic unit. These tests include OR, NOT, AND and XOR, in that order. This is figure 8 in the appendix.

The shifter was tested by looping through the range of the shift amount signal. This allowed for observation of results of all shifts from size 0 to 15 for a 16-bit number. Figure 9, found in the appendix is the left logical shift results for the ALU. Figure 10, found in the appendix is the correct simulation results for the logical shift right. Figure 11, found in the appendix demonstrates functional correctness of the arithmetic right shift when the sign bit is positive. Figure 12, found in the appendix, demonstrates the correct results of an arithmetic right shift for a negative number. The code for the ALU testbench can be found in the appendix.


All tests performed were correct and to further show correct implementation, an RTL schematic was synthesized. Figure 13 is the RTL schematic produced for the top level block diagram for the ALU.



**Figure 13 – Top Level ALU schematic**

Figure 13 demonstrates the proper implementation of all sub components into the ALU. In figure 13, the extra logic and doubled muxes are due to the way the if else conditions were written.

Timing results were gathered by adding d flip-flops onto the front and back of the design. The timing results for this circuit are shown in figure 14.



**Figure 14 – Timing results of the ALU**

The minimum input time is 7.218 nanoseconds. The maximum output required time is 2.17nanoseconds. Most importantly the maximum combinational path delay is 17.723 nanoseconds.

To verify that the vhdl code would work properly when it was burnt to the fpga, a place and route simulation was simulated. A place and route simulation will simulate actual propagation delays that are unavoidable in any logic gate or component. Figure 15 is a waveform simulation that highlights exactly why a place and route is run. All tests were identical in output when compared with the behavioral simulation. The place and route has a propagation delay. This simulation can be found in the appendix in figure 15. At first, output is not shown because of propagation delay. The point in time in which the output starts to be displayed is 17.723 nanoseconds after input has been entered. This further shows that the maximum path delay is 17.723 nanoseconds.

This design uses a total of 15 Flip Flop and Lut pairs and a total of 263 Luts used. This is demonstrated by figure 16 which shows the slice utilization.

Device Utilization Summary				
Slice Logic Utilization	Used	Available	Utilization	Note(s)
Number of Slice Registers	16	18,224	1%	
Number used as Flip Flops	0			
Number used as Latches	16			
Number used as Latch-thrus	0			
Number used as AND/OR logics	0			
Number of Slice LUTs	263	9,112	2%	
Number used as logic	263	9,112	2%	
Number using O6 output only	238			
Number using O5 output only	0			
Number using O5 and O6	25			
Number used as ROM	0			
Number used as Memory	0	2,176	0%	
Number of occupied Slices	104	2,278	4%	
Number of MUXCIs used	0	4,556	0%	
Number of LUT Flip Flop pairs used	264			
Number with an unused Flip Flop	248	264	93%	
Number with an unused LUT	1	264	1%	
Number of fully used LUT-Flop pairs	15	264	5%	
Number of unique control sets	1			
Number of slice register sites lost to control set restrictions	0	18,224	0%	
Number of bonded IOBs	52	232	22%	
Number of LOCed IOBs	16	52	30%	
Number of RAMB16B16s	0	32	0%	
Number of RAMB18B18s	0	64	0%	
Number of BUFIO2/BUFIO2_2CKs	0	32	0%	
Number of BUFIO2FB/BUFIO2FB_2CKs	0	32	0%	
Number of BUF9/BUF9MUXs	0	16	0%	
Number of DCM/DCM_CLKGENs	0	4	0%	

**Figure 16 – slice utilization**



This design simulated successfully in all ways, and was run on hardware to further show the correct implementation of the design. All results returned by the circuit were correct. This exercise was successful.

## Conclusions

All expected results were output by the circuit designed for exercise three. The ALU has been designed properly and is functionally correct. This exercise was a success as the circuit required for completion is correct. This exercise promoted an understanding of arithmetic logic units and scalable design in vhdl using generics and generates. All tests and integrations of components were successful including the exhaustive testing of the multiplier circuit. This lab was successful.

## Appendix

### Waveforms




Figure 3 – multiplier results




Figure 5 – correct 16 bit ALU addition




Figure 6 – correct 16 bit ALU Subtraction




Figure 7 – correct 16 bit ALU Multiplication




Figure 8 – correct 16 bit ALU Bitwise logic tests




Figure 9 – correct 16 bit ALU Logical Shift Left




Figure 10 – correct 16 bit ALU Logical Shift Right




Figure 11 – correct 16 bit ALU Arithmetic Shift Right – positive number




Figure 12 – correct 16 bit ALU Arithmetic Shift Right – negative number




Figure 15 – Place and post route with time delays

## Code Segments

```

20  library IEEE;
21  use IEEE.STD_LOGIC_1164.ALL;
22  use IEEE.math_real."ceil";
23  use IEEE.math_real."log2";
24
25  entity ALU is
26
27  generic( N : Integer :=16);
28
29  Port ( Input1 : in  STD_LOGIC_VECTOR (N-1 downto 0);
30        Input2 : in  STD_LOGIC_VECTOR (N-1 downto 0);
31        Control : in  STD_LOGIC_VECTOR (3 downto 0);
32        clk : in std_logic;
33        Output : out STD_LOGIC_VECTOR (N-1 downto 0));
34  end ALU;
35
36  architecture Behavioral of ALU is
37
38  signal logOut :STD_LOGIC_VECTOR (N-1 downto 0);
39  signal addOut :STD_LOGIC_VECTOR (N-1 downto 0);
40  signal multOut :STD_LOGIC_VECTOR (N-1 downto 0);
41  signal shiftOut :STD_LOGIC_VECTOR (N-1 downto 0);
42
43  signal dflipin1 : STD_LOGIC_VECTOR (N-1 downto 0);
44  signal dflipin2 :STD_LOGIC_VECTOR (N-1 downto 0);
45  signal dflipout:STD_LOGIC_VECTOR (N-1 downto 0);
46  signal throwaway : std_logic;
47
48  --here are my component declarations for all of the poarts used in the alu
49  component dflipflop
50  port(CLK: in std_logic;
51       D : in std_logic_vector(N-1 downto 0);
52       Q : out std_logic_vector(N-1 downto 0 ));
53  end component;
54  COMPONENT LogicUnit
55  PORT(
56       A : IN  std_logic_vector(N-1 downto 0);
57       B : IN  std_logic_vector(N-1 downto 0);
58       control : IN  std_logic_vector(1 downto 0);
59       output : OUT  std_logic_vector(N-1 downto 0)
60  );
61  END COMPONENT;
62
63  COMPONENT RippleCarryAdder
64  Port ( A : in  STD_LOGIC_VECTOR (N-1 downto 0);
65        B : in  STD_LOGIC_VECTOR (N-1 downto 0);
66        Cin : in  STD_LOGIC;
67        Cout : out  STD_LOGIC;
68        Sum : out  STD_LOGIC_VECTOR (N-1 downto 0));
69  END COMPONENT;
70
71  COMPONENT CarrySavMultiplier
72  Port ( A : in  STD_LOGIC_VECTOR (N/2-1 downto 0);
73        B : in  STD_LOGIC_VECTOR (N/2-1 downto 0);
74        product : out  STD_LOGIC_VECTOR (N-1 downto 0));
75  END COMPONENT;
76
77  COMPONENT shifter
78  Port ( A : in  STD_LOGIC_VECTOR (N-1 downto 0);
79        amt : in  STD_LOGIC_VECTOR (integer(ceil(log2(real(N))))-1 downto 0);--alter to be ceiling integer(ceil(log2(real(a))))
80        control : in  STD_LOGIC_VECTOR (1 downto 0);-- first 2 bits - "11"
81        output : out  STD_LOGIC_VECTOR (N-1 downto 0));
82  end component;
83
84  --here i instantiate the components of the alu and match up the ports with the internal signals
85
86  dflip0 : dflipflop
87  port map(clk=>clk,D=>input1,Q=>dflipin1);
88
89  dflip1 : dflipflop
90  port map(clk=>clk,D=>input2,Q=>dflipin2);
91
92  LogicUnit0 : LogicUnit
93  port map(A=> dflipin1,B=>dflipin2,control=>Control(1 downto 0),output=>logOut);
94
95  RippleCarryAdder0 : RippleCarryAdder
96  port map(A=> dflipin1,B=>dflipin2,Cin=>Control(0),Cout=>throwaway,Sum=>addOut);
97
98  shifter0 : shifter
99  port map(A=>dflipin1, amt=>dflipin2(integer(ceil(log2(real(N))))-1 downto 0),control=>control(1 downto 0),output=>shiftOut);
100
101  CarrySavMultiplier0 : CarrySavMultiplier
102  port map(A=>dflipin1(N/2-1 downto 0), B=>dflipin2(N/2-1 downto 0), product=> multOut);
103
104  --this is my output process in which i determine which component of the alu will be output to the final output of the alu
105  outproc : process(Input1, Input2,Control,addOut,multOut,logOut,shiftOut,dflipout,dflipin1,dflipin2) begin
106  if control(3 downto 1)="010" then
107  dflipout<=addOut;
108  elsif control(3 downto 1)="011" then
109  dflipout<=multOut;
110  elsif control(3 downto 2)="10" then
111  dflipout<=logOut;
112  elsif control(3 downto 2)="11" then
113  dflipout<=shiftOut;
114  else
115  dflipout<= (others=>'0');
116  end if;
117  end process;
118  dflip3 : dflipflop
119  port map(clk=>clk,D=>dflipout,Q=>Output);
120  end Behavioral;
121
122

```

Figure 17 –ALU top level source code

```

20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
22
23 entity RippleCarryAdder is
24   Generic(N : integer := 16);
25   Port ( A : in  STD_LOGIC_VECTOR (N-1 downto 0);
26         B : in  STD_LOGIC_VECTOR (N-1 downto 0);
27         Cin : in  STD_LOGIC;
28         Cout : out STD_LOGIC;
29         Sum : out STD_LOGIC_VECTOR (N-1 downto 0));
30 end RippleCarryAdder;
31
32 architecture Behavioral of RippleCarryAdder is
33   signal int_cout : std_logic_vector(N-1 downto 0);
34   --this is the one bitt adder that my structural adder is built of
35   component fadder is
36     Port ( A : in  STD_LOGIC;
37           B : in  STD_LOGIC;
38           Cin : in  STD_LOGIC;
39           Cout : out STD_LOGIC;
40           Sum : out STD_LOGIC);
41   end component;
42 begin
43   --create full adders from the one- this is the first with unique inputs
44   fulladders: entity work.fadder port map (
45     A => A(0), B => B(0) XOR Cin, Cin => Cin, Sum => Sum(0), Cout => int_cout(0));
46   --this is the generate for the rest of the adders
47   adders: for i in 1 to N-1 generate
48     fulladders: entity work.fadder port map (
49       A => A(i), B => B(i) XOR Cin, Cin => int_cout(i-1), Sum => Sum(i), Cout => int_cout(i));
50   end generate;
51   Cout <= int_cout(N-1);
52 end Behavioral;
53
54

```

Figure 18 –Ripple carry source code

```

10
11 library IEEE;
12 use IEEE.STD_LOGIC_1164.ALL;
13 --use Math_real.all;
14 use IEEE.math_real."ceil";
15 use IEEE.math_real."log2";
16
17 use IEEE.NUMERIC_STD.ALL;
18
19 entity shifter is
20
21   generic (N : integer := 16);
22   Port ( A : in  STD_LOGIC_VECTOR (N-1 downto 0);
23         amt : in  STD_LOGIC_VECTOR (integer(ceil(log2(real(N))))-1 downto 0); --alter to be ceiling integer(ceil(log2(real(a))))
24         control : in  STD_LOGIC_VECTOR (1 downto 0); -- first 2 bits - "11"
25         output : out STD_LOGIC_VECTOR (N-1 downto 0));
26 end shifter;
27
28 architecture Behavioral of shifter is
29   --ones and zeroes are vectors of n size to be placed into an output. their size is altered by amt.
30   signal ones : std_logic_vector(N-1 downto 0) := (others=>'1');
31   signal zeroes: std_logic_vector(N-1 downto 0) := (others=>'0');
32   signal num : Integer := to_integer(unsigned(amt));
33   signal msb: std_logic := A(N-1);
34
35   signal outputsig : std_logic_vector(N-1 downto 0);
36 begin
37
38   --this process is used for determining which shift to perform
39   shift : process(A,amt,control,msb,outputsig)
40   begin
41     if amt = zeroes(integer(ceil(log2(real(N))))-1 downto 0) then
42       --output the original value
43       outputsig<=A;
44     else
45       --left logical
46       if control = "00" then
47         outputsig <= A((N-to_integer(unsigned(amt))-1) downto 0) & zeroes(to_integer(unsigned(amt))-1 downto 0);
48         --right logical
49       elsif control = "01" then
50         outputsig <= zeroes(to_integer(unsigned(amt))-1 downto 0) & A((N-1) downto to_integer(unsigned(amt)));
51       elsif control = "10" then
52         --right arithmetic
53         if A(N-1) = '0' then
54           outputsig <= zeroes(to_integer(unsigned(amt))-1 downto 0) & A((N-1) downto to_integer(unsigned(amt)));
55         else
56           outputsig <= ones(to_integer(unsigned(amt))-1 downto 0) & A((N-1) downto to_integer(unsigned(amt)));
57         end if;
58       end if;
59     end if;
60     output<=outputsig;
61   end process;
62 end Behavioral;
63

```

Figure 19 –Shifter source code

```

10
11 library IEEE;
12 use IEEE.STD_LOGIC_1164.ALL;
13
14 entity LogicUnit is
15 generic (N :integer :=16);
16   Port ( A : in  STD_LOGIC_VECTOR (N-1 downto 0);
17         B : in  STD_LOGIC_VECTOR (N-1 downto 0);
18         control : in  STD_LOGIC_VECTOR (1 downto 0);
19         output : out STD_LOGIC_VECTOR (N-1 downto 0));
20 end LogicUnit;
21 architecture Behavioral of LogicUnit is
22 begin
23 process(control,A,B) is--this uses loops to do the bitwise comparisons and
24 --the last 2 control bits to determine the operation
25 begin
26     if control = "00" then
27         output <=A OR B;
28     elsif control = "01" then
29         output <=NOT A;
30     elsif control = "10" then
31         output <=A AND B;
32     else
33         output <=A XOR B;
34     end if;
35 end process;
36 end Behavioral;
37
38

```

Figure 20 –Logic block source code

```

18 --
19
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
22 entity CarrySavMultiplier is
23 generic( N : Integer :=16);
24 Port ( A : in STD_LOGIC_VECTOR (N/2-1 downto 0);
25       B : in STD_LOGIC_VECTOR (N/2-1 downto 0);
26       product : out STD_LOGIC_VECTOR (N-1 downto 0));
27 end CarrySavMultiplier;
28
29 architecture Behavioral of CarrySavMultiplier is
30 type out_in_array2D is array(N/2-2 downto 0) of std_logic_vector(N/2-1 downto 0);
31 type and_array2D is array(N/2 -1 downto 0) of std_logic_vector(N/2-1 downto 0);
32
33 --3 signal arrays
34 signal carry_array : out_in_array2D; -- in/out of the FAS
35 signal Sum_array : out_in_array2D; --FA sum out
36 signal and_array: and_array2D; --and outputs
37
38 component fadder is
39 Port ( A : in STD_LOGIC;
40       B : in STD_LOGIC;
41       Cin : in STD_LOGIC;
42       Cout : out STD_LOGIC;
43       Sum : out STD_LOGIC);
44 end component;
45
46 component gate_and is
47 Port ( A : in STD_LOGIC;
48       B : in STD_LOGIC;
49       OUTPUTprt : out STD_LOGIC);
50 end component;
51
52 begin--start multiplying
53
54 --populate and array
55 -- ands: entity work.gate_and port map (
56 -- A => A(0), B => B(0), OUTPUTprt => and_array(0)(0));
57 anddepth : for r in 0 to N/2-1 generate
58 andwidth : for c in 0 to N/2-1 generate
59 ands: entity work.gate_and port map (
60 A => A(r), B => B(c), OUTPUTprt => and_array(r)(c);
61 end generate;
62 end generate;
63
64 adddepth : for r in 0 to N/2-2 generate
65 addwidth : for c in 0 to N/2-1 generate
66 --start finding exceptions to the rules for generating adders
67
68 --r1c1 corner
69 r1c1 : if r=0 AND c=0 generate
70 fulladders: entity work.fadder port map (
71 --A => and_array(r)(c), B => and_array(r-1)(c+1), Cin =>'0', Sum => Sum_array(r)(c), Cout => carry_array(r)(c));
72 A => and_array(r+1)(c), B => and_array(r)(c+1), Cin =>'0', Sum => Sum_array(r)(c), Cout => carry_array(r)(c);
73 end generate;
74
75 --r1c2,3 mid
76 r1cmid : if r=0 AND (c=0 AND c=N/2-1) generate
77 fulladders: entity work.fadder port map (
78 --A => and_array(r)(c), B => and_array(r-1)(c+1), Cin =>carry_array(r)(c-1), Sum => Sum_array(r)(c), Cout => carry_array(r)(c);
79 A => and_array(r+1)(c), B => and_array(r)(c+1), Cin =>carry_array(r)(c-1), Sum => Sum_array(r)(c), Cout => carry_array(r)(c);
80 end generate;
81
82 --r1c4 corner
83 r1c4 : if r=0 AND c=N/2-1 generate
84 fulladders: entity work.fadder port map (
85 A => and_array(r+1)(c), B => '0', Cin =>carry_array(r)(c-1), Sum => Sum_array(r)(c), Cout => carry_array(r)(c);
86 end generate;
87 --fixed up to this point
88
89 --r2c2 edge
90 r2c2 : if (r=0 AND r=N/2-1) AND c=0 generate
91 fulladders: entity work.fadder port map (
92 A => and_array(r+1)(c), B => Sum_array(r-1)(c+1), Cin =>'0', Sum => Sum_array(r)(c), Cout => carry_array(r)(c);
93 end generate;
94
95 --r2c3,4 mid
96 r2c34 : if (r=0 AND r=N/2-1) AND (c=0 AND c=N/2-1) generate
97 fulladders: entity work.fadder port map (
98 A => and_array(r+1)(c), B => Sum_array(r-1)(c+1), Cin =>carry_array(r)(c-1), Sum => Sum_array(r)(c), Cout => carry_array(r)(c);
99 end generate;
100
101 --r2c5 edge
102 r2c5 : if (r=0 AND r=N/2-1) AND c=N/2-1 generate
103 fulladders: entity work.fadder port map (
104 A => and_array(r+1)(c), B => carry_array(r-1)(c), Cin =>carry_array(r)(c-1), Sum => Sum_array(r)(c), Cout => carry_array(r)(c);
105 end generate;
106
107 --need last set of cases (corner,mids,corner)
108 --r3c3 edge
109 r3c3 : if r=N/2-1 AND c=0 generate
110 fulladders: entity work.fadder port map (
111 A => and_array(r+1)(c), B => Sum_array(r-1)(c+1), Cin =>'0', Sum => Sum_array(r)(c), Cout => carry_array(r)(c);
112 end generate;
113
114 --r3c4,5 mid
115 r3c45 : if r=N/2-1 AND (c=0 AND c=N/2-1) generate
116 fulladders: entity work.fadder port map (
117 A => and_array(r+1)(c), B => Sum_array(r-1)(c+1), Cin =>carry_array(r)(c-1), Sum => Sum_array(r)(c), Cout => carry_array(r)(c);
118 end generate;
119
120 --r3c6 edge
121 r3c6 : if r=N/2-1 AND c=N/2-1 generate
122 fulladders: entity work.fadder port map (
123 A => and_array(r+1)(c), B => carry_array(r-1)(c), Cin =>carry_array(r)(c-1), Sum => Sum_array(r)(c), Cout => carry_array(r)(c);
124 end generate;
125 end generate;
126 end generate;
127
128 --HERE I ASSIGN PRODUCT OUTPUTS
129 productproc : process(A,B) begin
130 product(N-1)<=carry_array(N/2-2)(N/2-1);
131 loop1: for i in 1 to N/2-1 generate
132 product(N-1-i)<=Sum_array(N/2-2)(N/2-i);
133 end generate;
134 loop2 : for j in 1 to N/2-1 generate
135 product(N/2-j)<=Sum_array(N/2-1-j)(0);
136 end generate;
137 product(0)<=and_array(0)(0);
138 --end process;
139 end Behavioral;
140
141

```

Figure 21 –Multiplier source code

```

19  -- Additional Comments:
20
21  LIBRARY ieee;
22  USE ieee.std_logic_1164.ALL;
23
24  use ieee.NUMERIC_std.all;
25  use ieee.std_logic_textio.all;
26  library std;
27  use std.textio.all;
28  ENTITY multiplier_tb IS
29  generic( N : Integer :=8);
30  END multiplier_tb;
31
32  ARCHITECTURE behavior OF multiplier_tb IS
33
34      -- Component Declaration for the Unit Under Test (UUT)
35
36      COMPONENT CarrySavMultiplier
37      PORT(
38          A : IN  std_logic_vector(N-1 downto 0);
39          B : IN  std_logic_vector(N-1 downto 0);
40          product : OUT std_logic_vector(2*N-1 downto 0)
41      );
42      END COMPONENT;
43      --Inputs
44      signal A : std_logic_vector(N-1 downto 0) := (others => '0');
45      signal B : std_logic_vector(N-1 downto 0) := (others => '0');
46
47      --Outputs
48      signal product : std_logic_vector(2*N-1 downto 0);
49      signal step : integer :=0;
50  BEGIN
51      -- Instantiate the Unit Under Test (UUT)
52      uut: CarrySavMultiplier PORT MAP (
53          A => A,
54          B => B,
55          product => product
56      );
57
58      process variable vline:line;
59      file output_vectors: text;
60      variable p: integer;
61      --write file
62      begin
63          if step = 0 then
64              file_open(output_vectors,"D:\my back ups\DS02\Lab3\L3\text.txt", write_mode);
65              for i in 0 to 2**(N)-1 loop
66                  for j in 0 to 2**(N)-1 loop
67                      hwrite(vline,std_logic_vector(to_unsigned(i,N)));
68                      write(vline,string(" "));
69                      hwrite(vline,std_logic_vector(to_unsigned(j,N)));
70                      write(vline,string(" "));
71                      p:=i*j;
72                      hwrite(vline,std_logic_vector(to_unsigned(p,2*N)));
73
74                      writeline(output_vectors,vline);
75                  end loop;
76              end loop;
77
78              file_close(output_vectors);
79              step:=1;
80          end if;
81          wait;
82      end process;
83
84      process is
85
86          variable vline:line;
87          file input_vectors : text;
88          variable x_in,y_in : std_logic_vector(((N+3)/4)*4-1 downto 0);
89          variable p_in : std_logic_vector(2*((N+3)/4)*4-1 downto 0);
90          variable filler : String(1 to 1);
91          begin
92              --step<=1;
93              wait until step =1;
94              file_open(input_vectors,"D:\my back ups\DS02\Lab3\L3\text.txt",read_mode);
95              --read from file
96              while not endfile(input_vectors) loop
97                  readline(input_vectors,vline);
98                  hread(vline,x_in);
99                  read(vline,filler);
100                 hread(vline,y_in);
101                 read(vline,filler);
102                 hread(vline,p_in);
103                 A<=x_in;
104                 B<=y_in;
105                 --feed into components
106                 wait for 20ns;
107                 --asserts
108                 assert(p_in=product)
109                     report"error";
110             end loop;
111         end process;
112
113
114  END;
115

```

Figure 22 –Multiplier test bench source code

```

1  -- TestBench Template
2
3  LIBRARY ieee;
4  USE ieee.std_logic_1164.ALL;
5  USE ieee.numeric_std.ALL;
6  ENTITY testbench IS
7  generic( N : Integer :=16);
8  END testbench;
9  ARCHITECTURE behavior OF testbench IS
10 -- Component Declaration
11     COMPONENT ALU
12     Port ( Input1 : in  STD_LOGIC_VECTOR (N-1 downto 0);
13           Input2 : in  STD_LOGIC_VECTOR (N-1 downto 0);
14           Control : in  STD_LOGIC_VECTOR (3 downto 0);
15           clk : in  std_logic;
16           Output : out STD_LOGIC_VECTOR (N-1 downto 0));
17     END COMPONENT;
18     Signal Input1 : STD_LOGIC_VECTOR (N-1 downto 0);
19     Signal Input2 : STD_LOGIC_VECTOR (N-1 downto 0);
20     Signal Control : STD_LOGIC_VECTOR (3 downto 0);
21     Signal Output : STD_LOGIC_VECTOR (N-1 downto 0);
22     signal clk : std_logic;
23
24 BEGIN
25 process
26 begin
27     clk<='1';
28     wait for 50 ns;
29     clk <='0';
30     wait for 50 ns;
31 end process;
32 -- Component Instantiation
33 uut: ALU PORT MAP(
34     Input1 => Input1,
35     Input2 =>Input2,
36     Control=>Control,
37     clk=>clk,
38     Output=>Output
39 );
40 -- Test Bench Statements
41 tb : PROCESS
42 BEGIN
43     --loop by control and run each smaller test bench
44     --control is 0100 or 0101 run add sub tb
45     for i in 0 to 15 loop
46         for j in 0 to 15 loop
47             Input1 <= std_logic_vector(to_unsigned(i,N));
48             Input2 <= std_logic_vector(to_unsigned(j,N));
49             --addition
50             Control<="0100";
51             wait for 50ns;
52         end loop;
53     end loop;
54     for i in 0 to 15 loop
55         for j in 0 to 15 loop
56             Input1 <= std_logic_vector(to_unsigned(i,N));
57             Input2 <= std_logic_vector(to_unsigned(j,N));
58             --sub
59             Control<="0101";
60             wait for 50ns;
61         end loop;
62     end loop;
63     --test some small multiplications
64     for i in 0 to 15 loop
65         for j in 0 to 15 loop
66             wait for 50ns;
67             Input1<= std_logic_vector(to_unsigned(i,N));
68             Input2 <= std_logic_vector(to_unsigned(j,N));
69             Control<="0110";
70         end loop;
71     end loop;
72     -----test logic block here
73     wait for 100 ns;
74     --or
75     Input1 <="111001111100111";
76     Input2 <="000000000000000";
77 --
78     Input1 <="1110";
79     Input2 <="0000";
80     Control<="1000";
81     wait for 100 ns;

```

Figure 23 –ALU test bench source code part 1



```






76  --      Input1 <="1110";
77  --      Input2 <="0000";
78  --      Control<="1000";
79  --      wait for 100 ns;
80  --not
81  --      Input1 <="1110111011101110";
82  --      Input2 <="0000000000000000";
83  --      Input1 <="1110";
84  --      Input2 <="0000";
85  --      Control<="1001";
86  --      wait for 200ns;
87  --and
88  --      Input1 <="1010101010101010";
89  --      Input2 <="0000000000000000";
90  --      Input1 <="1010";
91  --      Input2 <="0000";
92  --      Control<="1010";
93  --      wait for 200ns;
94  --xor
95  --      Input1 <="1111111111111111";
96  --      Input2 <="1111111011111110";
97  --      Input1 <="1111";
98  --      Input2 <="1110";|
99  --      Control<="1011";
100 --      wait for 200ns;
101 --now time for shifting
102 --      for i in 0 to 15 loop
103 --      Input2 <= std_logic_vector(to_unsigned(i,N));
104 --      Control <="1100";
105 --      Input1<="1000100010001000";
106 --      Input1<="1010";
107 --      wait for 100ns;
108 --      end loop;
109
110 --      for i in 0 to 15 loop
111 --      Input2 <= std_logic_vector(to_unsigned(i,N));
112 --      Control <="1101";
113 --      Input1<="1000100010001000";
114 --      Input1<="1010";
115 --      wait for 100ns;
116 --      end loop;
117
118 --      for i in 0 to 15 loop
119 --      Input2 <= std_logic_vector(to_unsigned(i,N));
120 --      Control <="1110";
121 --      Input1<="1000100010001000";
122 --      Input1<="1010";
123 --      wait for 100ns;
124 --      end loop;
125
126 --      for i in 0 to 15 loop
127 --      Input2 <= std_logic_vector(to_unsigned(i,N));
128 --      Control <="1110";
129 --      Input1<="0000101010101010";
130 --      Input1<="0101";
131 --      wait for 100ns;
132 --      end loop;
133 --      wait for 100 ns; -- wait until global set/reset completes
134 --      Add user defined stimulus here
135 --      wait; -- will wait forever
136 END PROCESS tb;
137 -- End Test Bench
138 END;
139

```

Figure 24 –ALU test bench source code part 2

# Lab Report Demo Sheet

Name: Brian Landy L3

Laboratory Sign Off	
Section	Signature
Pre-Lab	3/2 
Simulation	3  3/24
Code Critique	3  3/25
Post – Route Simulation	3  3/24
Working Board	3  3/25