

SM16106

Outline

SM16106 It is designed for led Display driver chip design, within build CMOS Shift register and latch functions may be serial input Data into parallel output data format.

SM16106 Operating voltage 3.3V - 5.0V ,provide 16 Electrical

Current source may be provided at each output port 1mA-32mA Constant electricity

Flow; single and IC Chip output current difference is less than $\pm\,2.5\%$; More stars IC

Output current is less than the difference between $\pm 3.5\%$; Output current with the input channel

The terminal voltage ($V_{\,\mathrm{DS}}$) Varies changes; and the current by the voltage and

Effect of temperature change is less than 1%; Output current of each channel by

External resistor is adjusted.

SM16106 Output port pressure up 17V, You can be in every

A plurality of output terminals connected in series led Lights; Further, SM16106 Up

25MHz It needs to meet the system clock frequency to transfer large amounts of data

begging.


Feature

- 16 Channel current source output
- Constant current:
 - L- 32mA @ the VDD = 5.0V
 - @ Chip error <± 2.5% , Inter-chip error <± 3.5%
 - L- 22mA @ the VDD = 3.3V
 - @ Chip error <± 2.5%, Inter-chip error <± 3.5%
- Output current support external Rext Adjustable resistor
- Fast response of output current, OE (Minimum): 35ns
- Up 25MHz Clock frequency
- Operating Voltage: 3.3V ~ 5.0V
- Package: SSOP24 , QSOP24 , QFN24 (4 * 4)

Package Information

product name	Size plastic pad	ckage (mm)	Foot spacing
SM16106D	SSOP24	13.0 * 6.0 * 1.8	1.0
SM16106SC	QSOP24	8.65 * 3.9 * 1.4	0.635
SM16106CN-2 QFN	24 (4 * 4)	4 * 4 * 0.85	0.5

Pin definitions




e-mail: market@chinaasic.com




Applications

- Advertising screen
- led illumination



Simplified block diagram of the internal functions



Pin Description

name	Function Description			
GND	Chip ground			
SDI	Serial data input port			
CLK	Input port clock signal; data shift clock rising edge			
LE	Data latch control port. when LE Is high, the serial data will be passed to the output latch; when LE It is low, capital			
LE	Material is latched			
OUT0 ~ OUT15	Current source output port			
	Output enable control port. when OE It is low, triggers OUT0 ~ OUT15 Output; when OE It is high,			
OE	OUT0 ~ OUT15 Output will be shut down			
SDO	Serial data output port; can be connected to the next chip, SDI port			

e-mail: market@chinaasic.com

Tel: 0755-26991392

Fax: 0755-26991336



SM16106 LED Display Driver IC IT1GIGV1.0

R-EXT	External resistor connected to the input port; furthermore resistor sets the output current of all output channels
VDD	Chip power

Ordering Information

0.1.7	Dealises	Pack	ing	Pagl size	
Order Type	Package	Tube	Taping	Reel size	
SM16106D	SSOP24	36,000 Pieces / box	2000 Particles / plate	13 Inch	
SM16106SC	QSOP24	100 000 Pieces / box	4000 Particles / plate	13 Inch	
SM16106CN-2	QFN24 (4 * 4)	/	5000 Particles / plate	13 Inch	


e-mail: market@chinaasic.com Tel: 0755-26991392 Fax: 0755-26991336

URL: www.chinaasic.com


address: Nanshan District, Shenzhen High-Tech Industrial Park South High-tech South 015 No. State Micro R & D building three

Input and output equivalent circuit


• OE Input




CLK, SDI Input




OUT0 ~ OUT15 Output terminal



LE Input




SDO Output terminal



e-mail: market@chinaasic.com

Timing diagram



Truth table

CLK	LE	ŌE	SDI	OUT0···OUT7···OUT15	SDO
_	Н	L	Dn	<u>DnDn-7Dn-15</u>	Dn-15
_	L	L	Dn+1	No Change	Dn-14
_	Н	L	Dn+2	Dn+2Dn-5Dn-13	Dn-13
Y	X	L	Dn+3	Dn+2Dn-5Dn-13	Dn-13
Y _	X	Н	Dn+3	off	Dn-13

Maximum Stress Ratings

characteristic	Representing the symbol	Defining the maximum range	unit
voltage	VDD	0 ~ 7.0	V
Input Voltage	V SDA, V CLK, V LE, V OE	-0.4 ~ VDD + 0.4V	V
Current Output Current	I оит	+ 45	mA
Withstand voltage output terminal	V DS	-0.5 ~ + 17.0	V
Clock frequency	fcLK	30	MHz
IC Ambient temperature at work	T opr	- 40 ~ + 85	°C
IC The ambient temperature during storage	T stg	- 55 ~ + 150	°C
HBM Human Body Model	VESD	> 4	KV

Note: The peak value of the soldering paste product temperature should not exceed 260 °C, according to the temperature profile J-STD-020 Standard, and with reference to the actual factory's recommendations paste factory settings.

e-mail: market@chinaasic.com



DC Characteristics

(VDD = 5.0V, Ta = 27 °C)

characteristic	Representing the	symbol Meas	surement conditions	Min Typ Ma	x		unit
Quiescent Current	IDD	VDD = 5.0V , R-EXT Vacant, I our shut down		-	1.5	-	mA
OUT Pressure port	V DS (MAX)	OUT0 ~	OUT15	-	-	17	V
OUT Output Current	lоит	VDD :	= 5.0V	1	-	32	mA
SDO Drive current	I он	VDD :	- 5 0V	-	-twenty one	-	mA
SDO Drive current	lol	VDD -	- 5.0V	-	twenty one	-	mA
Flin level investment	Vін			0.7 * VDD	-	VDD	V
Flip-level input port	V۱L			GND	-	0.3 * VDD	V
OUT Leakage current output terminal	I он	Vos	= 17V	-	-	0.5	uA
	V ol	I OL = -	+ 1mA	-	-	0.4	V
SDO Output voltage	V он	I on =	- 1mA	4.6	-	-	V
OUT Port Output Current 1	I оит1	V ps = 1.0V	rext = 1800Ω	-	8.8	-	mA
	D юит	I ουτ = 8.8mA V ɒs = rext = 1800Ω	1.0V Chip	-	-	± 2.5%	
Output current error	וטווט	16Xf - 100073	Inter-chip	-	-	± 3.5%	
OUT Port Output Current 2	I оит2	V DS = 1.0V	rext = 920Ω	-	17.5	- mA	
Outred oursest area	D юит	I ουτ = 17.5mA V bs = rext = 920Ω	1.0V Chip	-	-	± 2.5%	
Output current error	D 1001	16X1 - 32032	Inter-chip	-	-	± 3.5%	
Output current error / V ps % Change in / ΔV	os	V ps = 1.0	V ps = 1.0V ~ 3.0V		± 0.5%	-	% / V
Output current error / vpp % Change in / ΔV p	D	V DD = 4.5	V ~ 5.5V	-	± 0.5%	-	% / V
Pull-up resistance	R OE (up)			-	250	-	К•
Pull-down resistance	R LE (down)	LE		-	250	-	к•
	I DD (off) 1 R-EXT Vacant, OUT0 ~ OUT15 = OFF		~ OUT15 = OFF	-	1.5	-	
IC Quiescent Current	DD (off) 2	rext = 1800 • , OUT0	~ OUT15 = OFF	-	2.6	-	mA
	DD (off) 3	rext = 920 • , OUT0 -	~ OUT15 = OFF	-	3.8	-	

e-mail: market@chinaasic.com

SM16106 LED Display Driver IC IT1GIGV1.0


(VDD = 3.3V, Ta = 27 °C)

characteristic	Representing the	symbol Meas	surement conditions	Min Typ Ma	ĸ		unit
Quiescent Current	IDD	VDD = 3.3V , R-EXT Va	cant, I out shut down	-	1.2	-	mA
OUT Pressure port	V DS (MAX)	OUT0 ~	OUT15	-	-	17	V
OUT Output Current	Гоит	VDD :	= 3.3V	1	-	twenty two	mA
CDO Drive sussess	I он	VDD :	- 2 21/	-	-10.5	-	mA
SDO Drive current	lou	VDD -	- 3.3V	-	13.3	-	mA
Clin laval input part	Vін			0.7 * VDD	ı	VDD	V
Flip-level input port	VıL			GND	ı	0.3 * VDD	V
OUT Leakage current output terminal	I он	V DS	= 17V	-	-	0.5	uA
ODO Outrotoulleur	V OL	l oL = -	+ 1mA	-	1	0.3	V
SDO Output voltage	V он	I он =	- 1mA	3.0	-	-	V
OUT Port Output Current 1	I оит1	V ps = 1.0V	rext = 1800Ω	-	8.8	-	mA
Oderdansadassa	D юит	I out = 8.8mA V bs = 1 rext = 1800Ω	1.0V Chip	-	-	± 2.5%	
Output current error	Diodi		Inter-chip	-	-	± 3.5%	
OUT Port Output Current 2	I оит2	V DS = 1.0V	rext = 920Ω	-	17.5	- mA	
	Diene	I ουτ = 17.5mA V bs = rext = 920Ω	1.0V Chip	-	1	± 2.5%	
Output current error	D юит	16XL - 320X2	Inter-chip	-	-	± 4.5%	
Output current error / V Ds % Change in / ΔV	os	V ps = 1.0	V ~ 3.0V	-	± 0.5%	-	% / V
Output current error / νου % Change in / ΔV ε	Б	V DD = 3.3	V ~ 3.8V	-	± 1%	-	% / V
Pull-up resistance	R OE (up)			-	250	-	К•
Pull-down resistance	R LE (down)	LE		-	250	-	К•
	DD (off) 1	R-EXT Vacant, OUT0	~ OUT15 = OFF	-	1.2	-	
IC Quiescent Current	I DD (off) 2	rext = 1800 • , OUT0	~ OUT15 = OFF	-	3.6	-	mA
	DD (off) 3	rext = 920 • , OUT0 -	- OUT15 = OFF	-	2.5	-	

e-mail: market@chinaasic.com



Test circuit DC characteristics



e-mail: market@chinaasic.com



Dynamic characteristic

(VDD = 5.0V)

char	acteristic	On behalf of operat	ors Measurement condition	ons Min. Max.		unit
	CLK - OUT	t pLH1			30	 ns
delay	LE - OUT	t pLH2			26	 ns
(Low to high)	OE - OUT	t pLH3	V in = VDD V il = (GND	30	 ns
	CLK - SDO	t pLH	Rext = 1800Ω		28	 ns
	CLK - OUT	t pHL1	VDD = 5.0VR L = 4	400Ω	35	 ns
delay	LE - OUT	t pHL2	C L = 10pF		33	 ns
(High to low)	OE - OUT	t pHL3			35	 ns
	CLK - SDO	t pHL			27	 ns
Current output	rise time	t out-rise		1	30	 ns
Current output	fall time	t out-fall			35	 ns


(VDD = 3.3V)

chai	racteristic	On behalf of operat	ors Measurement condition	ons Min. Max.			unit
	CLK - OUT	t pLH1			42		ns
delay	LE - OUT	t pLH2			36		ns
(Low to high)	OE - OUT	t pLH3	V iH = VDD V iL = (GND	45		ns
	CLK - SDO	t pLH	Rext = 1800Ω	1	30	1	ns
	CLK - OUT	t pHL1	VDD = 3.3VR L = 2	200Ω	38		ns
delay	LE - OUT	t pHL2	C L = 10pF	-1	33		ns
(High to low)	OE - OUT	t pHL3		1	40	-	ns
	CLK - SDO	t pHL			29		ns
Current output	rise time	t out-rise		-	26	1	ns
Current output	fall time	t out-fall		-1	18		ns


e-mail: market@chinaasic.com



Dynamic Characteristics Test Circuit



A timing waveform chart



e-mail: market@chinaasic.com




Applications

will SM16106 Applied led Display design, even the inter-channel current between chips, little difference. This comes from SM16106 Excellent Heng

Stream output characteristics:

- Maximum current error between the channels is less than the inner sheet ± 2.5%, The maximum current is less than the error between a chip ± 3.5%.
- When the load voltage (V DS) When changes affected the stability of the output current, as shown in FIG.



VDD = 5V Time, $I_{\,OUT}$ versus V $_{DS}$ The relationship between the curve

e-mail: market@chinaasic.com




Adjusting the output current

As shown below, the external one rext Output current resistance adjustment I our , Apply the following formula to calculate the output current value:

I ουτ = (16 / rext) * 1000 mA,

Formula rext Refers to R-EXT The resistance value of the port to ground, current units mA. For example, when rext = 750Ω , The formula can be obtained by

Output current value 21.4mA ;when rext = 6000Ω , The output current value 2.7mA .



Ιουτ versus rext Resistance curve

e-mail: market@chinaasic.com



Package thermal power (PD)

The maximum power dissipation is encapsulated by the formula:

$$D_{(max)} = \frac{(T_{7}T) R}{R \text{ To dec}}$$
th (ja)


when 16 When the channel is fully open, the actual power consumption:


Actual power consumption must be less than the maximum power consumption, that is, PD (xxx) < PD (xxx), to maintain PD (xxx) < PD (xxx), The relationship between the maximum output current and duty cycle an

$$I_{out} \bullet \frac{- T_{a_j}^T}{V_{DS} * Duty * 16}$$

among them Tj for IC Operating temperature, Ta Ambient temperature, V ns For the steady flow port output voltage, Duty The duty cycle, R n (s) Thermal resistance of the package. The following figure

The relationship of the maximum output current and duty cycle:





If you need higher output current I out, \bar{I} , The need to add some fins, which is calculated as:

by
$$\frac{1}{\text{th (ja)}} + \frac{1}{R} \frac{\text{P D att } \bullet}{\text{RT: -T Too:}}$$

$$R \in P \xrightarrow{\begin{array}{c} R_{th}^{\star}(jaT - T \bullet \quad j \quad a \bullet \\ \\ \hline \\ D_{att} \quad \bullet^{\star} \quad R_{th}^{\star}(\overline{J_{0}}) + T_{j} \quad a \end{array}}$$

among them $P_{D \text{ (act)}}$ = IDD * VDD + I out • Duty * V ps • 16

So if you want to output more current Iour , It can be calculated from the above formula to be IC Resistance heating is R & Fins.

e-mail: market@chinaasic.com





Load voltage (VLED)

To enable the package to optimize heat dissipation capacity, the output voltage is recommended (VDS) The optimum working range 1.0V About (based on IouT= 1mA ~ 32mA). In case VDS=VLED-VF And VLED=5.0V When, at this time the high voltage output terminal (VDS) May cause PD(act)>PD(max). In this state

Conditions, it is recommended to use a low as possible Vbd Voltage supply, it can also be used Resistors or as a regulator VDDO This may lead to VDS=(VLED-VF)-VDBOP,

To reduce the output voltage (VDS) Effect.







e-mail: market@chinaasic.com



Package

SSOP24








e-mail: market@chinaasic.com



QSOP24









Symbol	Min (mm)	Max (mm)
А	-	1.95
A1	0.05	0.35
A2	1.05	-
b	0.1	0.4
С	0.05	0.254
D	8.2	9.2
E1	3.6	4.2
Е	5.6	6.5
е	0.6351	ГҮР
L	0.3	1.5
θ	0 °	10 °


QFN24 (4 * 4)





Top VIew





Side View

Symbol	Min (mm)	Max (mm)		
A	0.6	1.0		
A1	-	0.1		
A3	0.203F	REF		
D	3.8	4.3		
Е	3.8	4.3		
D1	2.4	3.0		
E1	2.4	3.0		
К	0.2min			
е	0.5TYP			
b	0.1 0.4			
L	0.2	0.7		

e-mail: market@chinaasic.com