
PC Interfacing.



CPU -> represents the personal computer

ISE > The digital signal is then sent to be interface module, which will then be connected to the personal computer

ADC -> The analog signal will have to be converted using an ADC so that

it will get a digital equivalent.

Transducer signal, and very frequently, is in analog form.

Physical -> External devices, the physical quantity, raw data is usually

Quantities not in any electrical form.

•

C

•

•

•

0

The Personal Computer.

8088 micro-processor -> original PC -> 20-bit address bus. For compatibility, the pertium and its successors can still be operated in 8086 or 8088 real moder, as well as the more up-to-date protected and virtual 8086 mode:

REAL MODE

•

0

8086 real mode -> 2 CPU registers -> segment register.

1 2 3 4 = segment + 5 6 7 8 = offset.

1179 B 8 3 20-bit. -> thus, it has 1MB.

—80386 processors (i386) → 32-bit processor, → this and its successors dm 4 have the 1MB restriction when expected to they emulate the 8086 real country.
—The segment & off-set register are kept at 16-bit each, during the addition to form the resultant memory address, the carry generated from the 20th position to the 21st position will not be lost, this is because the address bases of these processors are more than 20-bit each.

PROTECTED MODE

At protected mode, 8086 & 8088 have 1 MB limit, to get around this white allowing bordsward compatibility. -80286 CPU mecan work in real & 16-bit prot.

Address range for real & prot mode. -80386 CPU can work in real & 32-bit prot.

Peal 16-bit prot 32-bit prot. Protected mode was first implemented mode.

Address 20-bit 24-bit 32-bit to the 80286 to protect the diff to the (1mbby (16 MB (4 CB tousk in multitasleing OS from invalid tousk in multitasleing OS from invalid tousk in multitasleing of the tousk in multitasleing of the tousk in multitasleing of the program and processor hardware checks all memory address (code & data) mode by a program and uses 4 privileges level to provide access rights for such accesses.

RING ARCHITECTURE

An 80 386 or higher processor has 4 privilege levels, known as rings that control things such as memory access, and access to certain sensitive CPU instruction (e.g. 355 those related to security).



Ring 0 > |cernel mode > most privilege level, with sor Law IVI Os code executacomplete accoss to all memory in where mode/space > and CPU Instructions.

TRing 182> not used.

Ring 3 -> User mode. -> least privilege level.
User app code runs in user mode/space clinux).

Intel 80386 & higher processes Ring architecture

- D Power-Up → CPU started at 8086 real-mode executing the routines in the Boot ROM.
- Then \$ OS takes over control of the PC before any app software is started.
- D Since OS has initial control, it is set its larnal or core to the highest privilege level → Ring O (PL=O).
- D App programs are given the <u>lowest privilege level</u> → Ring 3 → (PL=3).
 because although the app programs use the resources of the PC, it is the OS that manages the resources. Thus, it's important that the app program should not interfere with how the resources are managed.

PROGRAM CONTROLLEP I/O OPERATIONS

6

6

6

6

(4


(9

Normally when I/O operations are performed, they are under program control, i.e. according to the program instructions on as and when the need arise.

- Works well when the douta transfer is massmall over a given period.

and do not require memory buffer.

- If the data is large and required to be transfered within a short period of time and required storage space, the I/O operations under progation control may not be satisfactory.



COU Mem. Device.

Address Bus

Control Bus

time t=0 > CPU sends out address 2 contra signal to fetch instructions. t=1 > Program memory returns instruction t=2 > CPU executes instructions by sending address & control.

t=3 -> Input device place data on data by and places it in a register.

t=4 → CPU sends act addres a control signals to fetch next instructions t=5 → Program memory returns next instructions


t=6 > CPU executes instructions by sending address & control +=7 = CPU places data on data hus, memory stores data

DIRECT AND MEMORY ACCESS

-DMA is udage a scheme wheneby the I/O operations don't involve the CPU; data is directly transferred between the device and the consecutive memory location - To coordinate transfer, a DM controller is needed. (a secondary bus mostly A bus moster is a unit that controls a given bus by generating address and control signals on the hus.

- A Bus exchange protocol is carried out by the controller to superior the plata transfer, also have the control of the system bus so that the

CPU would release the system bus to the DMA controller.



Once the DMA controller has possession of the system bus, it would generate a pae predetermined starting memory address for

6.DMA controller sends ACK to device.


the data transfer tot with appropriate control signal (I/O_Read to the device and MEM_WRITE to the memory)

The process is repeated with the next unit of data stored directly from the device into the next memory location until the whole black of data has been transfered.

21 .5 .22.

POLLED I/O

Some devices have a signal to indicate their readiness for data transfer. Under program - controlled I/O, the program would, from time to time, obeck the ready status Ba of the device.



0

- If the Orderice is now ready for data transfer, the program then performs the I/O operations with the device.
- If the device is not ready for obta transfer, the program then corries on with its other tasks until its time to check the devices status again.


It is also possible that the program really wants to perform I/O operation with the device at certain point in time, and would wait for the device to be ready, rather than doing oth else first.



An interupt is an occurance of exception that cause:

A Program execution to temporarily deviate from it's
normal cause of operations.

- Another task being performed to handle the situation that cause the interuption (interupt service).



There are 2 catagories of interuptions that could happen to the program.

- Hardware interuptions.

execution flow:


- Set were interuptions

Hardware interupts

4-For hadware interupts from external devices, there is no need to identify which device actually generated the request.

- In the case Rot 2 or more interupts occurs, there needs to be a interupt controller to decide which one to attend to first, it is placed between

the devices and the CPU.



1. If a device wants immediate attention from the CPU, re by it being sending/recieving dota.

It would generate a interrupt request to the PIC.

2. If the interupt channel of the PIC is not masked, and is the highest priority panding interupt, the PIC would activate the Interupt Live to the full

3. If interrupts are not masked in the CPU, CPU activates completes the current instruction and then activates the interrupt acknowledge line to ask for an interrupt number, 8-bits from the PIC.

D The PIC sends the interrupt number of the corresponding device that made the interrupt via the data bus.

OF from the interrupt tomble, the interrupt vector is read by the CPU. For the starting address

© THE CPU sours the basic context register.

© CPU jumps to the terting address of the ISR and executes instructions from there. The

exercise routine may furthur save additional context before starting its own took. Once the ISR is complete, it replaces back context provided previously saved by it & then executes executes a preturn instruction.

@ Return instruction would course the CPU to replace back the previous content registers.
(1) The CPU is now back to who it was interupted, and continues like nothing happened

22.8 .22.

INTERPUPT REQUEST

Software Interupts

7.

- Like handware interupt, but it is initiallized they limitiated by interupt instruct, sode, which is pre-planned within the program.

- then It behaves as if it has been interrupted but instead of getting an Int No.

from the PIC, the instruction actually includes the Int. No.

-So with this number, cru performs the same operations as mentioned in

the hardware interrupts' step 5 ull

A Sit wave Interuptor is a powerful feature of the CP4. This allows app program to call system -level subroutines without knowing the address of the subroutines.

Nested Interupts Services

ISR-1 ISR2 ISR3

Return Return

-When CPU performs on interupt service routing, further interupts from devices having lover on the same pribrity as the current device being serviced would be barred.

-However, a device with a higher priority can still the interupt.

service toutline causing the CPU to suitch over and service its request

- This is known as nested interrupt service.

I/O PEVICES

Accessing I/O Devices


When a CPU performs an I/O operation, that requires the following to corry out a successful in/out transaction between the CPU and an external device:

- Source & destination address.

- Size of data (number of byte).
- Direction of transfer Creterence to CPU)

- Actual Instance for transfer (timing)
The above is based on the assumption that he data is all available 2 waiting
to be transferred.

Since the I/O operation involves the transfer of data between the CPU and an I/O device, a CPU register and the address of the I/O device data by would be specified in the machine instruction that cause the transaction to occur.



The address of the IID dovice databox may be allocated either in the Databox memory map or in the I/O map.

This is done by hardware arrangement Allocation is parameted a cannot be suitable from

8.

A Allocation is permanent a cannot be suitched from one map to the other by means of software.

Memory Map & I/O Map.

Davice data box

ODD TION
May.

In the one where the I/O device data box is allocated in the memory map, the obta box is treated just like any other memory location; Any instruction that moves data in or out of a memory location may be used to perform I/O operation with the data box.

The address used in the instruction for the data box will be a 20-bit address formed by a segment pregister and an affect, both specified in the machiene instruction.

I/O PEVICES

Accessing 110 - Mapping I/O

For I/O device data box that is allocated in the I/O map, there are only

2 types of instruction that may be used for I/O operations:

OUT [port address], [acc] IN [acc], [port address]

[acc], or accumulator, is the only CPU register involved in the holding of the data, the data size depends on whether AL, AH, AX, or EAX is specified. (AL, AH = 8-bit, AX = 16-bit, and EAX - 32-bit)

CPU is able to differentiate between & the 2 maps based on the instruct

it recieves:

-Memory referenced instruction generales read or write control signal, activating the selected address in the memory map.

- I/O referenced instruction generates the I/O read or I/O write

control signal, activating selected address in the I/o map.

Accessing I/O - using High-Level Languages.

-Most app program use High-level programming Languages, as it provide standard functions for the programs to interact with standard I/

devices and for peripherals. -An App program is given the lovest privilege in the protected medit win as) . Within the program, no codes are allowed to directly access the


I/O systems and memory (which are not in the legal range, but whr the memory marped I/O one). Although there is an instruction to

switch from protected to real mode, this can only be done when the process has the highest privilege level ie. OS core. An app

program cannot suitch itself over to operate under the

Ireal-mode.

Dynamica Linted Library (DLD)



A MARIE DLL driver containing code that a win. app program call can on. To do this, the app program was must have declaration statement. Indicating the DLL reded, so that it will be loaded in with the app.

DLL executes at Ring O (highet privilege IVI), therefore they are able to access any resources directly (subject to amillibrity - and weally under Win.'s antrol)

PARALLEL I/O INTEFACING

IO RP Control


PARALLEL INPUT PORT Panallel input port is the interface through which parallel botton from external device can be input into the personal computer. By parallel it means that it consist of it meant the unit of data which consist of number of bits, typically 8 bits can ge be To construct a PIP, see , the 2 basic DE component reed to be understood. TRI-STATIE BUFFERS & DATA LATCHES. Thistype of parallel input point is suitable for those degrices such as only of suitches and sevons whose putput are readily available 145K-1 DANG AND 1 CPU ARFORST sends the I/O Adress of the port onto the address bus. @I/O address decoder recognized the I/O & address and assert the select signal FORTE 3 CPU generates the _IORD control signal @ Tri-stat buffers are enabled (Control (I/o Natress 5 Device 5 data appears on the data bus. Recoder) @ CPU loads data to accumulator (acc) 1 ACK/BUST Parallel Sput fort using Tri-state -STROBE Buffer and Data test. Latches Tri-state Buffer. Data Latch EINOM Data. Inputs HI CO LL IT HI 0

PARALLEL OUTPUT PORT.

. Parallel output port is the interface through which parallel data from the PC can be output to an external device.

-To construct a POP., we still need to use either one of the 2 companents, tri-state buffer and data latches.

USING DATA LATCHES.



This type of output port is suitable for those notest devices such as LEDs and control relays, which are ready to accept any output from the part at any time

The parts are outputs are typically at TLL logic levels:

"Lo" = OV ~ O.2V. "Hi" = 3.6V~ 5V

It may require additional drivers depending on the output devices connected to it.

USING TRI-STATE BUFFIERD & Intercol use hand shake

1 Assume that previous adjust data had been taken 1 by the device, so device set: _BUSY - "Hi" States BUSY Indicating the CPU it are ready to accept another dama

@ CPU reads from Status port PORTW BUST="6" (3) CPU surph address of PORT x I/O address decodor generalls _ PORTX

Deice. Plus address of BORTX ItO address des

(5) CPU generates / IO-WR control signal 6 bata is strobed into device's data register when

CPU removes /IO_WR.

The device having been stroked, immediately brings the signal BUST to Low to indicate that it is busy with new data.

1-32->1

0-10-0

14

1 + CAL 1 -1050

0-17


•

C

•

I/O ADDRESS DECODER

The I/O Address Decoder is bossically a recognition logic circuit which is designed to recognize specific I/O address that appear on the address lines. Once an I/O address is recognized, the decoder would activate an appropriate output line which, in turn, would select a corresponding I/O port.



YON YT -> active low (normally stay at "Hi")

A, B, 2 C (Ao ~ Az) -> responsible for selecting one at of the


8 outputs to be activated.

Inmorder to activate any one of the outputs.
G1, G2A, G2B (A4, A3, and ASMAT) -> needs to be active

LSI INTERFACING CHIPS.

There are many LSI interfacing chips that can be used for setting out parallel in/out ports on the PC.

These ICs come with necessary Tri-state & buffer / duta lattings together with intervial logics. To constitute the dorta direction of the part pins as well as the operating modes.



DBO & DB7 -> bidirectional data pine that connect to the system data bus a. Data can ber transferred to or fro, through these ipins, between CPU. and one of the 4 internal boxes in the 8255

Al l AO address pins -> connected to system address bus: (A1, A0) = 00, select pine (A1, A0) = 01, select pine (A1, A0) = 01, select pine (A1, A0) = 11, -1- Control register

(Chip select) Parallel Peripheral IC.

CS -> active Low > allows
The 8255 to respond only
to correct I/O address =>
when it is being selected.
Usually the won appropriate
out of an I/O address decoder
is connected there to this input

RESET is active high > normally connected to the system veset signal. - Function is to reset the

RB & WR + recieve the IOR & IOW

control signals from the system his.

These signals not only indicate the

direction of transfer but also coordinate

the timing of the transfer.

PAON PAT, PBON PBZ, & PCONPCT.

PADMPAT, PBOMPBT, & PCOMPCT.

The 8255 is a 40-pin IC with & I/O ports

Port A (PADMPAT), Port B (PBOMPBT)

and Port C (PCOMPCT) which gives a

total of 24 I/O Lines.

These ports may be configured in the 3 lifterent modes of operation.

8255 when power-up, makes sure all the I/O line's started out as input lines and the operation mode is set to ModeO.

Dan 22 . 5 .22.

SWITCH
Suitches -> Limit switch 7 are input devices which provide indicating

-> Toggle switch & (signal) to the PC in terms of whether

-> Push button. certain situation has taken place.

Types > mechanical, optical, etc.

MECHANICAL SWITCH

WS.

A-push to make connection.

O the pull-up resistor, when pressed, and → "0", cuz

it is connected to the good

(OV) by the push button.

R CPull-up Resistor)
To input port

A-Push-to break connection.

Before pressed -> "O" due to the hormally closed push button. When pressed -> "I", cuz it is released from and and is pulled up by the resistor.

R[(Pull-upresistor) To input port

OPTICAL SWITCH.

Transmissive Sensor / Interupt Sensor

Contains on IR pemitter & a photo detector f2f.

When a object is located between the emitter & debetor, it interupt the beam, that the amount of light reaching the detector is reduced.

This change in light everyy or photo current is used to effet the app

Reflective sensor

Contains TP with a whole dock now and

Contains an IR emitter to a photo dode next each other Wan a reflective object is sensed the ZiIR is reflected

reaching the detector 1, this is used as an input signed in the app

Connect an optical sensor to an input port

+.

the IR dode. IF x R, +VF = 15V

Pull-up resistor at output.
so out can be "1" uten light
not sonsed

> Icx Ro + Vce(sat) = +9V

Forward current Ip to

VE TYPE CO

22.5.22. OUTPUT DEVICES/ ACTUATOR. Design of Driver Circuit There are a number of factors needed to be considered when designing the driver - Required Vs to the driver and output device lactuator. -Max. I/P to be delivered (aug and/or instantaneous) - Type of looking presented to the driver. -Rapporce time. -Protection / Isolation. Using Bi-Polar Transistors as Privers. When an output device actualtor uses DC supply, we may eithe use the Onloff or PWM control mode (depend on the app). When using Br-Polar transistors as a driver, we are using it as a switch, by turns the transisters on or OFF, porer is delivered or cut. How to select the transistor? 1. Choose the max Vox of the transistor larger than the Vox power supply 2. Choose the max Ic of the transister larger than the IL. • (once Ic is known, the that IB can be decided). When the OVP port pin is at legic zero, it's not anough to average the V needed to Ip-O Thors turn on the diode and the base emitter I Vee = +V. Junction of the transistor. Therefore, IB = 0. VEE 50.4V Since Here is no load current, the Vaconoss Clagic 11") the load =0. Theis Vers = Voc. When the suspect from the O/P port pin is at logic high (>4V), IB is furnition. her x IB > ILOAD thous, the transister the dc current gain of the travistor, B Thus IB > ILAD / hFE Use opto-isolator (also known as an optocoupler) to provide voltage isolation Vo = VRB + VO + VBE Vo = IBRB + 0.7 V+ 0.7V.

Vo = IBRB + 1.4V. -> RB = (Vo-1.4)/IB. privile voltage insolation up to a fack.

7.

Turning ON inductive Load, the inductance of the load will generate a back e.m.f. to oppose the turning on the of the current. (Because of the prosing hature of the generated e.m.f., we called it back cn.f).


Turning OFF Inductive Load. If we turn off the driver, load current will pecome O instantly, and energy in the m inductorize will have to be discharged instantly. This is not going to happen; because the inductor will oppose to this by generating a back em.f. to beep the current flowing at all cost!

Driving AC Loads.

To control power deliver to AC loads, we need diff types of drivers.

This is cuz the IL is alternating in 2 directions. He 2 of the most common devices that can control current in both directions are triacs and solid state relays.

0



Die 27 .5 22.

LINE POINTER (LPT) PORT & OTHERS

Before PC, "Centronics" interface was the industry standard for connecting printer to a competer which used a connector with 36-contacts. Taking, the PC however uses a 25-pin P connector.

Meaning that some of the original (non-essential) signals are socrificed and some of the contacts have also been assigned new functions.

29 14

- Print/Dam

Printer Data Transfer Protocol.

To send data to the printer, the following protocol is observed.

(I) PC monitors to the BUSY signal to see if the printer

(I) If BUSY = 0", the PC place (o-bit) data on PBO-7.

3 Aft appear. O.S.M.S., PC assert _STROBE signal.

1 The - STROBE Signal causes printer to assert is BUST signal (5) The STROBE Signal causes printer to assert is BUST signal

1) The STROSE signal is returned to high aft approx. 05 ms high

O Printer ocknowledge the recept of the prev. dota and now ready for next data

3 App prog. monitors BUSY live and sentifound it low (not busy), so next print obta is outpot

3 Aft. B-5us, PC asserts the STROBE dataline

The strong edge to take the days

OBAR Hving taken the print data, printer accompledge recept of the data thought, some

time wan it's ready for next data.

Some printer divivers on the PC monitor Busy handshale signal for the standing of printer data, this is of course under prog control, in polling.

& others use _ACK for interrupt - driven printing functions.

Using Parallel Port for I/O.

To we the parallel port for I/O inteflacing, there are registers being used, there are 3 altogether formaring to manipulate.

-Data register (Base address) → holds 8-bit data DBO ~DB7

- Control register (Base address +1) -> Control signals at control lines. (May also - Status register (Base address +1) -> reflects the status of external devices as output and the hand shaking (may see use as input) address included

2

Nex.

PARALLEL PORT OPTIONS.

There is no standard method for configuring a parallel port on the PC.

Some parts use jumper blocks or switches to select diff. options such as base address, IRQ lvl. and DMM channel. Other cultaws software config. using the soft whility disks provided. A port on the nother-bond may his config. options in the case of a Multi-Mode Port, in addition to the config. options well-timed above, users also need to select a port type to emulate:

- Standard Parallel Port: based on certainic printer interface, 8 bit in output operation, 4 bit parallel input.

-PS /2 Port in: introduced by IBM, supports parallel output operations, and simple bi-directional data transfer. 8 - bit out, 46t in.

Ethenhanced Popullel Port is Bi-directional, can in/out a byte of data in 1 cycle of the ISA expansion bus including handshaking, component to 4 cycle flag. It can also switch finection quickly.

It was can transfer at ISA bus speed, as it further and on support for DMA transfer & door compression.

The PC has some parallel port support firmware built into mits BIOS. 5

a set of program routives that perform many common Bothic Input Dutput Service

-When PC pours on, a BIOS routine autonortially test for parallel ports at each of the 3 address in order -> D3BCH, D378H and D278H.

-To determine the existence of a port, the BIOS simply sends a data to be byte to the port and then reads back from the port what it sent. If the read-back tallies, the port exists.

The routine stores the port cooldresses in the BIOS variables data.

dola, as shown area tragrams the use in To select LPT1 ~ LPT3.

Getting & sending data directly to and from the parallel part registors allow us to his comprehendation over the parallel part. Signals. However, unlike the methods, this nethod does not automatically generate hardshaking or control signals.

OTHER PARACLEL INTERFACES ON THE PC

Ther are 3 other parallel interfaces on the PC, including:

@IDE (Intelligent Drive Electronics)

3 SCSI (Small Computer Systems Inderface)

@PEMETA (Pexonal Computer Memory Card International Association).

These are made for developed for attachment of secondary storage during such as hard diste driver, and optical diste driver to the PC.

Segant technology -> ST506 Hard Osle Interface (SMB) in 1980 2 57412

(10MB) in 1981.

The interface designs were used by IBM for PC and become known of

the ST412/ST506 interfage.

The dish drive itself had only those electronic parts needs

and some to drive the motors and godes of the disk drive.

The more extensive control is abre by the disk controller

and sector on a particular distract, the controller

E.g. to rd a sector on a particular distract, the controller

Drive centrally ST4121 would perform a head seels, read exceded signals, separate Adaptar card ST506 the dottal clock signal, transfer data into random access

memory with the DMA schemo, and so forth.


TOE JUST Simple Simple Simple decoders

IDE is a further development of the \$7 ST 912/ST 506 invertace with the device controller being integrated into the disk. drive and the adaptor courd merely consists of simple \$200 electronics.

SSI

- SCSI is vitterible 2 poverful alt way to connect hard hisks and their centes such as CD Rom drives, removable due drives and scarrors to a PC; For connection to a PC, an adapter cord is regnined, interface dofined a bus between max of it unit.

- The adapter cord itself is also a SCSI unit, therefore connections and available in for 7 SCSI units



14 . 8 .22.

SERIAL INPUT/OUTPUT INTERFACING

-Comunications between compresers can be done via parallely but when the distance is far between the 2 communicating parties, paralle (is impractical as cost +7 a since all data bit is transferred at the same time, so need more

wire/ calles Pata slaw- Hoy might start at the same time but see to the line characteristic and the propagation they they wan't arrive sate the At The solution to long distance data transfer is to employ only one trans

transmission path, where cost is minimum, and since the data bit are transfer are a single channel, data shew don't exist any longer.

SERIAL TRANSMISSION FORMATS

To send data out from the troops source:

- Data must be larded from a holding buffer into a transmit register - Data is then shifted out of the transmit register one bit at a time by

a transmit clock at regular intervals.

It should be apparent that the rate of the data bits Source being transmitted depends on the transmit dock rate. Puffer Data The transmit data may have to undergo tartain serial ada. transformation depending on the medium of the channel

likewise, at the destination, the recieved signals need to be demodulated Destination

back to the digital form. The serial data arriving

is shifted into a recieve register by the recieve clock one bit at a time. When the reciere register

serial data is filled up, its data is transferred into a recieve buffer.

It should be obvious that the recilive obclic of the destination must be in step with the delta bits that arrive, in order to shift them into the recieve register correctly

Recieve

Data | Butter

SERIAL INTERFACE STANDARDS

There are a number of serial interface standards such as 185-232 (1)

Freute, USB 2.0 as well as a number of others.

RS -232 interface standard is the standard use for legacy serial port (s) on the pc, also known as the "Communication" fort(s)" or "Com Port" developed by Electronic Industries Association (EIA) of USX-

It has gone through changes till RS-2320 - split into 2 groups - Pata setransmit data, TXD.

- control: which consists of signals needed for cons CR of Carrier Petect - Precieve Adata, RXP. 204 Courso -Control "ON

Cogie"O" DIR = Data Fransmit Ready 2V OV RTS -> Request to send. DSR - Data Set Ready RI - Ring Indicator CTS - Clear to send. Logic "1" Contro l'OFFT

The signal volt. I'vi is diff from TTL or CMOS logic circuits.
Ho, the volt Ivi for data are aposite to the control signals.

CONEECTORS 25 0-25 Pin Connector (00000) 0-9 connector					
25-Pin 1	9-Pin.	Signal Prof Cand TXD	15	DTE -> Pata Ferminal Equipment, serial Lata original from or terminate at Capterate data or consume them eg. comp, printer cetc.	
D. T. W	278	RTS CTS	In Dut In	DCE -> Data Communication Equipment, respossible to	
6	6	OSR	Ic	the transmitting and recieving data through some sort of communication channel	
20	4	DTR	In Out	eg-moderns multiplexers and concentradors. B	

185-232 Made ouse 25-pin. Comp

EDTE turns to PTR to tell DCE it is ready to communicate.

pial modern on other end DDCE turns to DSR to tell DTE its ready to communicate its into reply with cornier right DIE has data to send to ther DTE, so it turns to RTS. Then connection established then connection established. 1 on seeing CTS from DCE, DTE sends data to TXO. after pcE asserts cts

5 DCE transforms data from DTE into analog signal & send then through telp-line.

Answering side cossume DTR and DSR are on):

DI furn on RI to tell DTE by incoming call

ODTE ready - DTR is all on PCE and the call by putting the phone line than sens carrier signal through phone line to tell the initiating DCE that the ans side Et is really

The corrier is turned off aft a certain time-out.

1) The answering side now awaits the calling side to transmit, first the carrier

On recieving modulated signal down the phone line.

(5) On recieving modulated signal, OCE demodulates the analog signal obtains the digital data the demodulated data is passed to the DTE

UART Re 16450 Register.
Decine Buffer Register CRBR).
1550 diese Wenever the recieve register recieve a full frame of data the
Project data & transferred to athe RBR.
Asie ck (Base address, DCAB = 0, write-only)
(5) Transmitter Holding Register (THR), Enter [Dotal]
The data to be transferor is located I the serial Lite
to the THR (R-bits). Is loaded to the Serial Lota.
- (h. Aldress DIANA alout)
© Bose Address, DLAB=0, write-only) transmitale @ Bricisor Latch (LSB), & Divisor Latch (MSR). @ Rase Address we a crustal at × TAL 4/2 → produce of from 1000272000
The state of the s
If lower clk, a set the division ratio in the 16-bit bem och.
CSG: (@ Base Address, DLAB =1, read/write), MB; (@ Base Address +1,)
The upt Enable Register (@ Base Address, DLAB=0, read/urtle) 7 615 432 20 0 → recieve 4 at a avail, 1 → Transmitter holding register empty [DIOIO 10 1 1 2 → Reciever line Status Regis. chg. 3 → Modern Status Regis. chg.
10000 10 1 2 > Recient line Status Regis. chy 3-7 Modern Status Regis. chg.
(IIR) (@ Base Address +2, read /write) to provide min software overlead during data transfer, the WART prioritie into into 4 luls and records these in the IIR.
into 4 luls and records these in the IIR.
(a) (ine control Register CLCR) (a) Base Address +3, write only) This register allows the format of the asyn data come to be specified 2 also
provides the access to the DULLIUM. VA the DLAB (Quier / atal Arrest Rill)
Modern Control Register CMCR) @ Base Address +4, read/write). 76543210 0→ Pata terminal Ready, 1→ Req. to send. 2→ OUT1. Ololololololololololololololololololol
Olololololololololololololololololololo
& Line Status Register (LSR) @ Base Address +5, read jurite) This register provide status information concerning data
transfer, for read operations only Although it can be
register is not recommended during normall opening.
5-> Duyrun Error (recet aft regis read)
3- Francis Error (-1-), 1-) Transmitter Holding register Empty Creset by writing data to Title
Modern Status Register (MSR) (@ Base Address +6, read-only). Provides current state of control lines from the modern &
to addition in limber . Fortion II are control in the by class
STATE SAGE TE LAST I'V FROM CIVI.
O DSR (-1-) 3 DCD(1-) 5 DCD.
● @ Scratchpad Register (SCR) @ Bave Address +7, read / unite).
The register don't control the WART in any was, It's just a register for
holding dotto temporarily.

LOGIC STRUCTURE OF THE SERTAL PORT.


Signals at RS-232 interface operate at lift volt. Ivl. from normal digital logic sig. Ivl. inside the PC & YART.

PC + TTL Committee Transition Logic) - Logic "O" = nOV, Logic "1" = uBV.

RS-232 → Logic "O" = +3V +25V, Logir "1" = -3V +25V.

The status & control signal for RS-232 operate in neverse logic as the Logic " = +3v w25v, Logic " = -3v u -25 v. signal.

:. Hence, we need voltage translators to translate the incoming RS-232 signals with appropriate logic inversion into TTL logic luls for the UART. We also need another type of translate the TTL sig. lul. from the UART to RS-232 volt lul for the outgoing signals



•

USB.

Universal Serial Bus is a set of interface specifications for high speed wired come between electronic system peripherals and device with PC/computer.

traditional way -> parallel printer port. -> con connect a few LEDs 2 code in visual Ctt.

USB -> more complex -> harder to implement the parallel printer port. -> not all complex hu PPP so use USB.

Comment USB couble from comp to the a USB interface board will not start working after soldering. Before by compter can detect, need to load a microcontroller program code (usually a small hex file), into the PIC 18F4550 (microcartolle). In Computer will then detect it as a new External plug-and-play narchward, then install the driver in computer.

Type A will receptable (1.1 or 20) CONCEPTS OF USB 2 The major goal of USB was to define an external expansion bus to add peripterals to a PC. in an easy & simple manner.

The new external expansion architecture would offer:

● ① AC host controller hardware & software ② Robust connections & couble assembly 1 Beipheral friendly *master. slave protect @ Expandable through multi-port hu C) USB offer simple connectivity. It eliminates the mix of diff. connector for diff devices like printers, keyboard, mice, and other peripherals. Allows many peripherals to be connected using a single standardized

interface societ. It support all kind of data from slow mouse input to digital audient USB allows hot-swapping, means the devices can be plugged and unplugged without rebooting the computer or turning of the

This means that the USB can be plugged in and everything configure automatically, and they can unplug the cable. The host will detect its absonce and automatically unload the driver -> makes USB plug-and-pland

USB sends data in serial (parallel data is sentalized the deservation) intertage Gilau cost, D Expandibity, @ Auto - Configuration, @ Hot-plugging @ Outstanding pertons It provides power to the bus enabling many peripheroals to operate without the order need for on AC power adaptor.

USB VERSIONS. 1996 -> USBIO -> transforing 12 Mbps, support up to 127 deven 1998 -> USB 1.1 -> help rectify adoption problems the occurred with 1.0, mostly those rebiling with hubs Apr 20007 -> USB 2.0 -> released 2000 -> Standarization of new-device-specs made end of 2001 -> USB 2.0 -> standarized 2001 -> back word compatibility possible. 1008 -> USB 30 > by intels - latest version -> super-speed USB at 4.84 bit/s data traffer of (600 MB/s). USB SYSTEM. made of host, multiple numbers of USB ports, and multiple peripheral devices connected in a tiered -star topology The number of USB port can expand, the hubs can be included in tiers to branch into a tree up to 5-tier luls. The USB is actually an addrescable bus system, with a 7-bit address code. So it can support to 127 diff devices or nodes at once but only 1 host, the PC itself. So a PC and its peripterals connected via USB, forms a star local area network (LAN). USB can have a number of other nodes connected to it in daisy-chain fashion to form the hub for a mini-star sub-network. On a USB hub device, the single port used to somech to the hostAt either directly or via another hub is known as the upstream port, () while the ports used for connecting other plevices to the USB are downstream USB specification recognizes 2 kinds of peripherals: - stand alore (single function units, like amouse). - compound devices (like video comera with separate audio processor). The logical channel connection host to peripheral-end is called pipes in USB. A USB device can hu 16 pipes coming in to the host controller and 16 going out the controller. The pipes are unidirectional. Each interface is associated with single device function and is formed by grouping endpoints.

Dam 16. 8.22.

USB CONNECTORS & THE POWER SUPPLY

USB carried to machiere, if its a new devices, the OS auto-dected it and asks for driver disk. If driver is installed, the comp activates it and starts talking to it.


2 standard cable and connectors, know

B > (a) A USB cable have A on the other end on

Inside the USB contre there are 2 wires that supply the GNODID- to the peripherals -- + 5V (red) and gnd (braun)

-- and a tuisted pair (yellow & blue) of wires to carry the day

Type - C Connector. -Use for more than dotto transfer, can store data,



HOW THEY COMMUNICATE?

When a USB peripheral device is first attacked to the network,

a process called enumeration is started.

Host communicates with the device to learn its identity & discover which device driver is required, it starts by sending a react signal to the

nally connected USB device. I the process is initiated both when the host is powered up & or device is connected. I removed the

USB DESCRIPTORS

All USB devices have a hierarchy of decriptors, to describe to the host information such as what the device is, who makes it,

Common USB decriptors: - config descriptor - Interface descriptor - string descriptor.

The host controller polls the bus for traffic (usually in round - rabin explicit regular from the bus without an explicit request from the host controller -> list are 4 data transfer topes.

(3) Cartrol -> transfer xchange config, setup commend into between device & host. ant of data the reed investigate action. Devices like a mouse or a least of comes in this category Streaming device such as speaker k vid can.

@ Bulk -> transfer is used by printer & scarrers,

USB PACKETS AND FORMATS. > Serial > start from LSB > transfer in form of packets of data,
> Each Lists data transfer ansist at: | sent back & front blue the host and
periperal devices. *Token Packet > Header defining what it expects to follow & Option | Pata Packet -> Containing the psyload.
A status facket -> used to awknowledge transactions it to provide a means of error connection. FURTHUR USB One of the biggest problem with USB. is that it is host controlled. If we switch off a USB host, with else work. USB don't support per to Eg. Cam can dounland data to PC but cont connect to USB printers. Koms. to combat these problems, a standard was created to USB 2.0 USB 2.0 USB On-The -GB COTG) was created in 2002. to supplement to the USB 2.0. specs USB OTG defines dual-role device acts either a host or peripheral e can connect to a PC or other portable deuces through the same connector. Min & Micro USB -> The OTG speci by 2 additional connectors. Min A/B.com A dual-role device is required to be able to detect whether a min-A or Mint-B & inserted. The Micro asB connector is intro on Jan 2007, main Itertion was to replace Mini-USB plugs in new phones & PDAs. Serial RS-232 ports fanted wind mapping to mem. I worked at high prio. Data praetically flowed directly to a from the software that wor accessing the serial port. USB devices have high throughput, but they use a shared data-bus, USB driver is needed, must be installed and working, need to identify the chip in cable & locate driver on DRIVER. The struct usb-device-if is deviced with -_ ulb id Vendor → The USB vendor ID for the device. This num is assigned by the US forum to its members & county be made up by -- ulb id Product > The USB product ID for the device. All vendor Jore else that he a vendor ID assigned to them can manage their product ID, however they choose to. To get bender ID must go to USB Implementers Forum, IRC.
USB bit waster -> small, board with a command interpreter for basic input &

Na CINTER -7 Done 16 . 8 .22 OTHER DEVICES. STEPPER MOTORS or step motor - used where high deg. of positional control is required. This true in computer & instrumentation applications, who they are used In printers robots & HPD eg. with a series of pulses, the motor will rotate a fixed no. of stops. By choing the order of app, the motor can be raised To move at a given speed, the pulse can be issued at given rate. 3 type of Stepper motors in use: Dermanent Magnet Stepper Motor (PM) -> resides in a cosing the physically surrounds it

Stepper Meter (VR) In the casing, he several coils of wire called the

Stater 3 Hybird Stepper Motor. Step Motor terms - Step size -> how much the motor rotates in Istep - Phase > No of set of wire winding on the stator coils are nived a determine the no. of wires required. Another way to see phase is the num of electrical signals which has to applied to the motor for one electrical signals which has to applied to the motor for one electrical agele -> the num of electrical signals which hu to be applied to the motor for Jelectrical - Wire Winding -> By applying an electric signal to it, it'll generate a magnetic field, which will either attract or repel the rotor -> so the motor tung athe relation blw phase a step size depends on motor construction MOTOR SCHEMATICS. (PM. Stepper motor) Use electromagnets and robors turning in conjunction with opp poles of the energied electromagnets. Del poles of the energied electromagnets.

Del phase A be activated first as a south poke. The rotor will align the little so the poles attract.


Ditsell so the nagnetic force produced by the stator coil pulls the rotor to align and so on ter D. (real world application will not be 100% of 90%).

A microcontroller can control the current in the phase easily by sending himselve and the district and the section of the phase easily by sending this could be senting the section. binary valued voltages to it. By during so, it controls the position. By timing the signal, it will control the speed & aceleration. Full step + entire step 900 -> 1 phase Half step > 2 phase at once > more blw 2 phase.

If A & B is on; it will next at the halfway position P(
Although twice the current flows in a half step, torque increase.

1.414 times only (JE) Then phase B & C are on to move another go.

CINTER -8. REAL - WORLD DATA ACQUISITION. 16.8.22 ANACOG VS. DIGITAL. Real world -> analog. -> continuos amplitude & continuous time signy. Digital -> discrete amplitude & time -> only logic "1" or "0" only 2 discrete-amplitude signals. SAMPLING ANALOG SAMPLING Since an analog signal is a signal whose amplitude varies with continuous time, it is not possible to obtain the amplitude values for all instance of time. This would result in an infinite num. of values to obtain even if it were possible, no computer can process an infinite ant of values. Therefore, only samples of the analog signal are taken at certain time, that is, discrete time. In order to retain certain timing info abt the signal, samples are taken at regular time, interval. This process is known as sampling process. Ts, sampling internal samples of the analog signal had been taken at a regular time interval of Ts. time It should be obvious that for a given duration of the signal. The number of samples taken is directly dependent on the sampling freq. Sampling therem states: In order to retain the complete info of the signal, the sampling free fs must be greater than 2x the highest signal frequie to >2fm. samples don't seem to represent the orginal +> time sin signal but one whose freq appears to be much lower. K Ts of This is known as the alias signal - Give Vout same as Vincs closes. SAMPLE & HOLD - when clock is on, current flow - Doutput changing & (c is v small) & change as the one going in, the sopm fifty unwanted signal of w



- Few catagories of DAC -> Resistance Laddet Network -> Gurrent Steering -> Change Redistribution -> Sigma-Delta.

A Resistance Ludder Network and consist of ar resistor network and a surming ope op-amp. O

The current through each member of the resister retwork depends on R val, and the digital inpace. When alin is at "I", the associated selector switch is switched to VREF, when the Din is aft the scleoter switch is switched to God.

.. IT = Jo + I, + I2 + I3. = VREF (DO/16R + DI/8R + D2/4R + 18/2R)

Distribute = (VREF / 16P) (2°. DO + 21.DI + 22, P2 +23. D3) D& OZ D, DO. DAC output = - IT * R = -(VREF/16)(2°, 00+2', 01

+22p2+23D3)

DI DAC GUTPUT

0

0

P/A CONVERTER CHARACTERISTICS.

Important DAC chamobisities are similar to ADC.

& Resoultion & Accuray -> smallest incremental change in out woll.

-) expressed in percentage of full scare / in

Resol don't tell us out accuracy.

Accuracy is defined as the absolute error incurated in the measurent of its output. Diff blu act out volt and full scale veighted equivalent of the digital inpecale. 12-DAC to be ± LSB accurate. > ±0.244%, of full scale output accuracy > ±2.44mV.

* Linearity -> departure of the out volt from a linear transfer function code.

some cure but digital & analog axis switched.

100 agrical

Scale soor Gain Error . > departure of actual output volt of from design out for a full scale input code.

Moninotonicity -> transfer characterisic curve of DA(-> 0

- Pigital

IoT.

dican be remotely accessed -> PC is limited in nature need the user to be physically nearby a monter & control them > better if connect to Internet and accessed from a distance. In the Web of Things, any device can be accessed using standard web protocols. Connecting betorgeneous devices to the meb makes the integration accross system & applications simpler. Traditional > PD = 1 money PC - GUI developed here, local stored in PC GUI is OS-specified. Problem -> All pc must be in same os, or else diff GUI is noted. -> Robustriss of Gilli on remote station depends on the Stability of underlying OS. -> softsame maintenance (like upgrading & debugging) must be doe in multiple locations. Increase time & effort needed to maintain the network. Use 1 implement an Internet System -> control code remains the some. -) Embedded HTTP server serves as the GruI -> Use on TCP/IP stock Ctransmission control Protocol / Interhet Protocol) -> Ohly maintanance is the embedded system. HTML -> GUI-> provided any client that both a broner in hyperdent of the OS. The TCP/JP stack is universal, tense resolves network compatibility issues At the network: At remote station:

Trenste station:

- Each remote station interface with TCP/IT network

- Peq for GUI Ising a URL and display then with any brouger

- Web page becomes universal GUI of the Interest system.

- TCP/IP is an open Standard that is commonly understood, inexpense, and really available.

- Is the <u>Universal protocol</u> for interest connecting.

- Can we SMTP TCP to send alerts via engal 1 sms manage if appropriate serve ar present

Maintanapce:

Software maintanance of both control code & HTML COMI are performed only out a single point at the embledded system. HTML code can now be updated from any brouger: though it requires the appropriate security and/or permissions for this.

as well.

17.8.22.

HARDWARE - BOARD LEVEL CONTROLLERS Another way to implement is by using board level controllers

- A milrown troller thir - TEPTIP stock for interest interfere - Interface for

It consist of - timusar to handle 2 interface - tipus kon to store finishing year -It is itself or Internet system but this don't control a system. instead it houndles the interface blue the computer e the interest 3 version - Farallel I/O -> Serial Comm -> Interest Chip. basically work the same way, but & Interface to Inet sys is diff. support a software avail to reduce developatione. a united no st correct discharge of to make Its line (16 in , 16 out) Parallel I/O Board Controller. glarge no, of constituto and output ports. Or sessy understand in the figure of the stand of the sessy understand in the sessy and output ports. to ES. Serial Communication Board - Controller. > To overcome the disadvantage of the pavallel I/O boad controller, a serial comm interface between the internet board and the embedded system can be used. disadvantage: > slower transfer -> Sets accomplate analog & digital info: -> Greater physical distense from system possible. -> 100. Of wiel connections minimized -> More complicated Armage . HARDWARE - INTERNET CHIPS (IChips) - cheaper alt of Another way to implement the hardware of interest sys is by cusing i Chips. C - Like Board Level Controllers, but smaller. - System - On - Chip IC for implementing interest system, can host web-pg - Like BLC, whips are interret system themselves, they interface with the process system and the internet. - Small footprint -> iChips are sited on the system board itself.

-> must incorporate from the design stage. microcontroller. -10-01-100 -1668 SPAM - With ichips, we can now implement interest Lose Tentrel - 64kB interpal Flash - FEX. WE THE EEPROM. conrectility on almost any device, such as proncol stock-4 multiplexed serial - security north at 15Mbps/pd mobile phores, watch &-PDAs.

how minimized connections to other board.

512 bytes of bi-- Expensive -> so use Beck Hybrid Chip -> directional buffer for features. a miniaturised board lul EIS. each port. -has men - has most functionily of a normal ichips.

22 mm × 44 x 9 5 mm (wx1xh)

CREZEZ, RECUS)

features: - 144 pin package.

- 12 x 12 mm fortprint. - In built somthe 9051


NETWORK TECHNOLOGIES FOR INTERNET SYSTEMS.

The most common type of retwork technology used for interest annection are wired ones - wired dial up - slow (up to 56k bps) but cheaper.

-> humed broad band -> higher bandwidth & faster.

-> wireless.

The type of technology to use depends on the type of information being exchanged, orlong with its availability Cor practiculity) of fixed access point.



0

	Date · ·
Control word > Out 32 (Base + 3, 0x_	_) Control = Base +3
Data → Inp 32 (Base)	Port A = Base
Status -> Out 32(Base +1, Ox)	Port B = Base +1
Control → Out 32 (Base +2, Ox)	Port $C = Base + 2$.
Permanent Magnet, Variable reluctance, H	lybrid type of motors.
Data > 1 -3 -3 4-15V Control -> OFF -> -3	MBV range = 20 bit and 4096
Resolution > smallest incremental changes i	in but volt. If pac.
Accuracy > absoluter error incurred in th	e measurement of its v
Linearity -> departure of the out volt from	m linear transfer funct co
Scale / Gain error > departure of act. outp	volt from design out
Monotonicity -> transfer characteristic of	AOC / DAC →
when increase in digital	inp co de -> increase
when increase in digital analog out with throughout	
1.8 per sten / 10 mm.	
rpm to steps/sec -> 10x \frac{360°}{60} = 60° xeps/se	e e
1 step is 1.8 > 60 = 33.33 steps / sec.	
1.8 per step. / 10 rpm. rpm to step/sec \rightarrow 10 x $\frac{360^{\circ}}{60}$ = 60° *** sec 1 step is 1.8 \rightarrow $\frac{60^{\circ}}{1.8^{\circ}}$ = 33.33 steps / sec 1/2 how many step for 1 full rotation \rightarrow $\frac{360^{\circ}}{1.8}$ = 20	oo steps,
status = Inp32 (LSR)	
data = Inp32(IB) = input buffer.	
Sampling freq → 2x original ← if hu 2f	neg, take higher one.

Motor at high speed -> The back EMF generated by the moving rotor reduces the voltage available to drive current through the motor colls -> loss of successions

vell established, no need customized returning