{"payload":{"header_redesign_enabled":false,"results":[{"id":"484316225","archived":false,"color":"#b2b7f8","followers":20,"has_funding_file":false,"hl_name":"briansune/Delta-Sigma-DAC-Verilog","hl_trunc_description":"Delta Sigma DAC FPGA","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":484316225,"name":"Delta-Sigma-DAC-Verilog","owner_id":29487339,"owner_login":"briansune","updated_at":"2024-01-22T01:00:01.667Z","has_issues":true}},"sponsorable":false,"topics":["fpga","verilog","vlsi","dac","delta-sigma"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":72,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Abriansune%252FDelta-Sigma-DAC-Verilog%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/briansune/Delta-Sigma-DAC-Verilog/star":{"post":"gaJzqKuoFlI3-PIr7LHPl25VExOzNRxqFRcIyLnbZqlE0NAeAKhzsITPw8cLdoAFQEO0k_Zd-YfG94XWXR_Y4A"},"/briansune/Delta-Sigma-DAC-Verilog/unstar":{"post":"4_2W_6__XGtSrrcFGOytPZl5Xf-_o0hh6dMWutjunhNmIEzHTIrydQL0kRq-z2ewn9HzFsebXoUR9FIwfwLVAw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"vErCF2CAXQd8CIA4V7yeJml7U_tp2JqR4UwhlXe-p6SS2ECTFpFWAF31iK_Hdj3vLd-eJ2YAhLNFmLNnqQPiKQ"}}},"title":"Repository search results"}