CPE301 - SPRING 2021

Design Assignment 2B

Student Name: Brian Wolak Student #: 2000509437


Student Email: wolak@unlv.nevada.edu

Primary Github address: https://github.com/brianwolak/submission_da.git

Directory: submission_da/DA_2B at main · brianwolak/submission_da (github.com)

Task 1:

This design assignment will use a similar format to the previous 2 assignment 2A where we create a 1 second period LED flashing LED using a 75% duty cycle with reverse logic. In this version we will be using an interrupt on pin PD2 to sense a logic change and initiate a 2 second delay. Once the delay is completed the device will return to the normal 1 second period with 75% duty cycle. This program will be written in C and AVR assembly using an ATMEGA328pb microcontroller.



ATMEGA328pb Ports Used in Design Assignment 2B

Video Link:

https://youtu.be/mUgpAFkUDNM

Assembly Code:

```
.org 0
 rjmp INITIALIZE
                                                          ;jump to initialize
                                                      ;setting up the interrupt
 .org 0x02
 rjmp EX0_ISR
                                                           ;go to the interrupt routine
 INITIALIZE:
sei
ldi r16, 0x00
ldi r17, 0x08
ldi r17, 0x08
ldi r18, 0xff
ldi r19, 1
ldi r20, 5
ldi r21, 0x06
ldi r21, 0x06
ldi r21, 0x06
ldi r21, 0x06
ldi r25, 0x2D
ldi r26, 0x2D
ldi r27, 0x3D
sts TCCR1A, r16
sts TCCR1B, r20
out DDRB, r18
ldi r28, 0x04
out PORTD, r28
ldi r28, 0x02
ldi r28, 0x01
sts 0x3D, r28

; enable interrupts
;load r16 with 0 value
ldi r27 with 0x08 value
load r17 with 0x08 value
load r18 with 0x08 value
load r20 with 5 for prescale value
load r21 for 75% T1 low value
load r26 for 75% T1 high value
load r27 for 1 sec T1 high value
stimer 1 setup from r16
sts TCCR1B, r20
out DDRB, r18
ldi r28, 0x04
load r28 with 0x04 value
ldi r28, 0x02
load r28 with 0x02 value
sts 0x69, r28
ldi r28, 0x01
sts 0x3D, r28


; save r28 register to EICRA
ldi r28, 0x01
sts 0x3D, r28

; save r28 register to SPL
                                                         ;enable interrupts
 sei
 BEGIN:
 sts TCNT1L, r16
                                                          ;set timer1 low bits to zero
 DELAY:
                                       ;T1L 75%
;T1L 100%
;T1H 75%
;T1H 100%
;compare r22 and r16
;go to SUB if equal
;compare r23 and r17
;go to SUB2 if equal
;restart delay
lds r22, TCNT1L
lds r23, TCNT1L
lds r24, TCNT1H
lds r25, TCNT1H
 cp r22, r21
 breq SUB1
 cp r23, r17
 breq SUB2
 rjmp DELAY
 SUB1:
                                                         ;compare 75% high timer values
 cp r24, r26
                                                          ;to TOGGLE if same or higher
 breq TOGGLE
                                                           ;back to delay
 rjmp DELAY
 SUB2:
 cp r25, r27
                                                         ;compare T1 full second time values
                                                          ;if less than jump to DELAY
 breq BEGIN
                                                           ;back to BEGIN
 rjmp DELAY
```

```
TOGGLE:
out PORTB, r17
                           ;output 1 to PORTB
rjmp DELAY
                           ;back to delay
EX0 ISR:
;this will be the interrupt routine that will delay the state for 2 seconds
                        ;set timer1 high bits to zero
sts TCNT1H, r16
sts TCNT1L, r16
                          ;set timer1 low bits to zero
START2:
lds r22, TCNT1L
                          ;load low counter value to r22
lds r23, TCNT1H
                          ;load high counter value to r23
                         ;compare low count with 0x11
cpi r22, 0x11
                         ;branch to SUB3 if equal
breq SUB3
rjmp START2
                          ;otherwise jump back to START2
SUB3:
                          ;compare high count with 0x7A
cpi r23, 0x7A
breq RETURN
                          ;branch to RETURN if equal
                           ; jump to START2
rjmp START2
RETURN:
                           ;clear flag using r28 value
sts 0x3C, r28
                           ;exit interput routine and back to main program
RETI
```


C Code:

```
#define F CPU 16000000UL
                           //define clock speed
#include <avr/io.h>
#include <util/delay.h>
                          //delay library
#include <avr/interrupt.h> //interrupt library
int main(void)
{
      PORTD = 0x04;
                          //set pull up resistor
                          //set EICRA register for interrupts
      EICRA = 0x02;
      EIMSK = 0x01;
                          //setup EIMSK register for interrupt
      sei();
                          //turn on interrupts
      DDRB = 0xff;
                          //initialize PORTB as output
      while (1)
      {
             PORTB = 0x00; //PORTB pin 3 set to output
             <u>_delay_ms</u>(750); //delay 750ms
             PORTB = 0x08; //PORTB pin 3 turns off
             <u>_delay_ms(250);</u> //delay 250ms
      }
}
ISR (INT0_vect){
      _delay_ms(2000);
                           //interrupt delay 2000ms
}
```



Design Assignment 2B Circuit

ATMEL Duty Cycle Output:



Above we can see the confirmation of the 1 second continuous period with a 75% duty cycle using simulation

Waveform Confirmation:



Above we see the button press when duty cycle is high and we get a delay of 2.25 as the .25 standard cycle was already initiated. Afterwards we see a .75 low value and .25 high value as our normal operating period. The button is then pressed while in a low state and we see a delay of 2.75 as the .75 normal duty + full 2 second delay

1. GITHUB LINK OF THIS DA

submission_da/DA_2B at main · brianwolak/submission_da (github.com)