
1 UI at 5 Gb/s
130 nm CMOS: 4 FO4 (half-rate CMOS limit)
130 nm CMOS: 1 FO4 inverter delay
SG13G2 HBT CML gate (ring oscillator)
SG13G2 HBT: 1/(2πf_T), f_T = 300 GHz
200 ps
180 ps
45 ps
2 ps
0.53 ps
10^0
10^1
10^2
Time (ps, log scale)