Specs and feasibility
Ch. 1, 4, 14

System model (serdespy)
Ch. 2–8, 16

Circuit design + digital RTL
Ch. 9–13

Layout, APR, extraction, EM
Ch. 15

Sign-off, tape-out, lab test
Ch. 15, 16