
on chip
package
line card
long interconnect
mirror image
on chip
TX die
bondwire, package
PCB trace
via
connector
backplane or cable
connector, via, PCB, pkg
RX die
pad, ESD C; R_T error
series L ≈1 nH/mm crosstalk
skin and dielectric loss
shunt C, stub notch
Z_0 step NEXT, FEXT
most of the loss (REF)
the same again
pad, ESD C; R_T error
loss
reflection
crosstalk