

decisions $\hat{a}_{n-1}, \hat{a}_{n-2}$ × taps w_1, w_2 (Ch. 8)
samplers
from channel
100 Ω + ESD
CTLE 0–12 dB
Ch. 7
Σ
DFE summer
D_0 0°
E_0 90°
D_1 180°
E_1 270°
2.5 Gb/s
1:16 deser.
16 data bits
312.5 MHz
data + edge
CDR logic
BB-PD + filter
4 phases
PLL
I/Q 2.5 GHz
phase interp.
PI code
Ch. 12–13