
CMOS, 1.2 V, recovered clock domain
D_0
2.5 Gb/s
CML→ CMOS
1:2
2×1.25
1:2
4×625
1:2
8 b
interleave 16 b
async FIFO
16 b to core
312.5 MHz (PLL)
D_1
CML→ CMOS
1:2
1:2
1:2
E_0, E_1: same 1:8 trees → 16 edge bits → CDR logic
PI clock
÷2
÷2
÷2
2.5 GHz
1.25 GHz
625 MHz
312.5 MHz (recovered) writes