Tove's thesi's title

Tove Brickner

2012-08-17

Sammanfattning

This is the abstract

Innehåll

1	Figures	4
2	Table 2.1 Tables	5
	*	_

Figurer

1.1	Illustration	of	demonstration	application													4
т.т	THUS OF GOLOTI	$O_{\mathbf{I}}$	acinonsuration	appiroautoii	•	•	•	•	•	•	•	•	•	•	•	•	-


Tabeller

2.1	Average cycle	e count and	l cache misses	s for demonstration	sce-
	narios				

Kapitel 1

Figures

This is a included figure [1]



Figur 1.1: Illustration of demonstration application

Kapitel 2

Table

This is a table \dots

2.1 Tables

... described in a subsection.

	Scenario 1	Scenario 2	Scenario 3
Avg. cycle count	5293	5978	9585
Avg. cache miss count	39	52	75

Tabell 2.1: Average cycle count and cache misses for demonstration scenarios

Litteraturförteckning

[1] A. B. T. Hopkins and K. D. McDonald-Maier, "Debug support for complex systems on-chip: a review," *IEE Proc.-Comput. Digit. Tech.*, vol. 153, July 2006.